EEWORLDEEWORLDEEWORLD

Part Number

Search

530HA219M000DGR

Description
CMOS/TTL Output Clock Oscillator, 219MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

530HA219M000DGR Overview

CMOS/TTL Output Clock Oscillator, 219MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530HA219M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency219 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
RSL10-SENSE-DB-GEVB small board DMIC recording data has periodic large glitches
The DMIC recording data of the RSL10-SENSE-DB-GEVB board has periodic large glitches: Specifically, DMIC is started and the collected data is saved in the DMIC interrupt. After the data is exported, i...
xujinxi onsemi and Avnet IoT Innovation Design Competition
How to manage IAR network licenses?
BackgroundSince these IAR network licenses can be used by any user who has access to the license server, in some cases you do not want certain members to use these network licenses or only allow them ...
MamoYU Integrated technical exchanges
The list of national competitions has been released. Have you bought all the equipment?
The national competition list is out. Friends who don’t know it yet can check it out here: https://en.eeworld.com/bbs/thread-1084541-1-1.html As soon as the list came out, everyone started to guess th...
okhxyyo Electronics Design Contest
GD32L233C-START Evaluation——06.LPUART+DMA+MCU Sleep Wake-up——Comprehensive Test 1
[i=s] This post was last edited by wadeRen on 2022-2-25 10:14 [/i] # [Article Navigation] [GD32L233C-START Evaluation——01. Unboxing, Development Kit](https://en.eeworld.com/bbs/thread-1192154-1-1.html...
wadeRen GD32 MCU
PCB engineers all know the design skills, you will lose a lot if you don’t read it!
When starting a new design, most of the time is spent on circuit design and component selection, which often leads to inexperience and lack of consideration during the PCB layout stage.Failure to prov...
btty038 PCB Design
Understanding of some parameters in DCDC chip?
Take some parameters in the chip manual above as an example, for example, the over-current threshold of the chip, which says that the voltage difference between LP and LN is 260mV at the minimum, 320m...
小太阳yy Switching Power Supply Study Group

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号