ispLSI-2128VE-135LT100 datasheet, PDF

Datasheet> All Categories > semiconductor> Programmable logic devices> ispLSI-2128VE-135LT100

ispLSI-2128VE-135LT100: DescriptionCPLD - Complex Programmable Logic Devices PROGRAMMABLE SUPER FAST HI DENSITY PLD; Categorysemiconductor Programmable logic devices; File Size198KB，21 Pages; ManufacturerLattice; Websitehttp://www.latticesemi.com

Download Datasheet Parametric Compare View All

ispLSI-2128VE-135LT100 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	ispLSI-2128VE-135LT100	-	-	View	Buy Now

ispLSI-2128VE-135LT100 Overview

CPLD - Complex Programmable Logic Devices PROGRAMMABLE SUPER FAST HI DENSITY PLD

ispLSI-2128VE-135LT100 Parametric

Parameter Name	Attribute value
Product Category	CPLD - Complex Programmable Logic Devices
Manufacturer	Lattice
RoHS	No
Product	ispLSI 2128VE
Number of Macrocells	128
Number of Logic Array Blocks - LABs	32
Maximum Operating Frequency	135 MHz
Propagation Delay - Max	4 ns
Number of I/Os	28 I/O
Operating Supply Voltage	3.3 V
Minimum Operating Temperature	0 C
Maximum Operating Temperature	+ 70 C
Mounting Style	SMD/SMT
Package / Case	TQFP-100
Packaging	Tray
Height	1.4 mm
Length	14 mm
Memory Type	EEPROM
Moisture Sensitive	Yes
Number of Gates	6000
Operating Supply Current	195 mA
Factory Pack Quantity	90
Supply Voltage - Max	3.6 V
Supply Voltage - Min	3 V
Width	14 mm
Unit Weight	0.023175 oz

Preview

Download Datasheet

View All

Lead-

Free

Package

Options

Available!

ispLSI 2128VE

3.3V In-System Programmable

SuperFAST™ High Density PLD

Functional Block Diagram*

Output Routing Pool (ORP)

Features

• SuperFAST HIGH DENSITY IN-SYSTEM

PROGRAMMABLE LOGIC

— 6000 PLD Gates

— 128 and 64 I/O Pin Versions, Eight Dedicated Inputs

— 128 Registers

— High Speed Global Interconnect

— Wide Input Gating for Fast Counters, State

Machines, Address Decoders, etc.

— Small Logic Block Size for Random Logic

— 100% Functional, JEDEC and Pinout Compatible

with ispLSI 2128V Devices

• 3.3V LOW VOLTAGE 2128 ARCHITECTURE

— Interfaces with Standard 5V TTL Devices

• HIGH PERFORMANCE E

CMOS

TECHNOLOGY

—

max

= 250MHz Maximum Operating Frequency

—

= 4.0ns Propagation Delay

— Electrically Erasable and Reprogrammable

— Non-Volatile

— 100% Tested at Time of Manufacture

— Unused Product Term Shutdown Saves Power

• IN-SYSTEM PROGRAMMABLE

— 3.3V In-System Programmability (ISP™) Using

Boundary Scan Test Access Port (TAP)

— Open-Drain Output Option for Flexible Bus Interface

Capability, Allowing Easy Implementation of Wired-

OR Bus Arbitration Logic

— Increased Manufacturing Yields, Reduced Time-to-

Market and Improved Product Quality

— Reprogram Soldered Devices for Faster Prototyping

• 100% IEEE 1149.1 BOUNDARY SCAN TESTABLE

• THE EASE OF USE AND FAST SYSTEM SPEED OF

PLDs WITH THE DENSITY AND FLEXIBILITY OF FPGAS

— Enhanced Pin Locking Capability

— Three Dedicated Clock Input Pins

— Synchronous and Asynchronous Clocks

— Programmable Output Slew Rate Control

— Flexible Pin Placement

— Optimized Global Routing Pool Provides Global

Interconnectivity

• LEAD-FREE PACKAGE OPTIONS

Output Routing Pool (ORP)

0139A/2128VE

Output Routing Pool (ORP)

GLB

Global Routing Pool (GRP)

Output Routing Pool (ORP)

*128 I/O Version Shown

Description

The ispLSI 2128VE is a High Density Programmable

Logic Device available in 128 and 64 I/O-pin versions.

The device contains 128 Registers, eight Dedicated

Input pins, three Dedicated Clock Input pins, two dedi-

cated Global OE input pins and a Global Routing Pool

(GRP). The GRP provides complete interconnectivity

between all of these elements. The ispLSI 2128VE

features in-system programmability through the Bound-

ary Scan Test Access Port (TAP) and is 100% IEEE

1149.1 Boundary Scan Testable. The ispLSI 2128VE

offers non-volatile reprogrammability of the logic, as well

as the interconnect to provide truly reconfigurable sys-

tems.

The basic unit of logic on the ispLSI 2128VE device is the

Generic Logic Block (GLB). The GLBs are labeled A0, A1

.. D7 (see Figure 1). There are a total of 32 GLBs in the

ispLSI 2128VE device. Each GLB is made up of four

macrocells. Each GLB has 18 inputs, a programmable

AND/OR/Exclusive OR array, and four outputs which can

be configured to be either combinatorial or registered.

Inputs to the GLB come from the GRP and dedicated

inputs. All of the GLB outputs are brought back into the

GRP so that they can be connected to the inputs of any

GLB on the device.

to change without notice.

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.

Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com

August 2004

2128ve_12

CLK 0

CLK 1

CLK 2

Output Routing Pool (ORP)

Logic

Array

ispLSI-2128VE-135LT100 Related Products

	ispLSI-2128VE-135LT100	ispLSI-2128VE-135LT176	ispLSI-2128VE-135LB208	ispLSI-2128VE-100LT176	ispLSI-2128VE-250LT176	ispLSI-2128VE-100LT100	ispLSI-2128VE-250LT100
Description	CPLD - Complex Programmable Logic Devices PROGRAMMABLE SUPER FAST HI DENSITY PLD	CPLD - Complex Programmable Logic Devices PROGRAMMABLE SUPER FAST HI DENSITY PLD	CPLD - Complex Programmable Logic Devices PROGRAMMABLE SUPER FAST HI DENSITY PLD	CPLD - Complex Programmable Logic Devices PROGRAMMABLE SUPER FAST HI DENSITY PLD	CPLD - Complex Programmable Logic Devices PROGRAMMABLE SUPER FAST HI DENSITY PLD	CPLD - Complex Programmable Logic Devices PROGRAMMABLE SUPER FAST HI DENSITY PLD	CPLD - Complex Programmable Logic Devices PROGRAMMABLE SUPER FAST HI DENSITY PLD
Product Category	CPLD - Complex Programmable Logic Devices	CPLD - Complex Programmable Logic Devices	CPLD - Complex Programmable Logic Devices	CPLD - Complex Programmable Logic Devices	CPLD - Complex Programmable Logic Devices	CPLD - Complex Programmable Logic Devices	CPLD - Complex Programmable Logic Devices
Manufacturer	Lattice	Lattice	Lattice	Lattice	Lattice	Lattice	Lattice
RoHS	No	No	No	No	No	N	N
Product	ispLSI 2128VE	ispLSI 2128VE	ispLSI 2128VE	ispLSI 2128VE	ispLSI 2128VE	ispLSI 2128VE	ispLSI 2128VE
Number of Macrocells	128	128	128	128	128	128	128
Number of Logic Array Blocks - LABs	32	32	32	32	32	32	32
Maximum Operating Frequency	135 MHz	135 MHz	135 MHz	100 MHz	250 MHz	100 MHz	250 MHz
Propagation Delay - Max	4 ns	4 ns	4 ns	4 ns	4 ns	4 ns	4 ns
Number of I/Os	28 I/O	28 I/O	28 I/O	28 I/O	28 I/O	28 I/O	28 I/O
Operating Supply Voltage	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
Minimum Operating Temperature	0 C	0 C	0 C	0 C	0 C	0 C	0 C
Maximum Operating Temperature	+ 70 C	+ 70 C	+ 70 C	+ 70 C	+ 70 C	+ 70 C	+ 70 C
Mounting Style	SMD/SMT	SMD/SMT	SMD/SMT	SMD/SMT	SMD/SMT	SMD/SMT	SMD/SMT
Package / Case	TQFP-100	TQFP-100	TQFP-100	CABGA-100-28	CABGA-100-28	TQFP-176	TQFP-176
Packaging	Tray	Tray	Tray	Tray	Tray	Tray	Tray
Height	1.4 mm	1.4 mm	1.2 mm	1.4 mm	1.4 mm	1.4 mm	1.4 mm
Length	14 mm	24 mm	17 mm	24 mm	24 mm	14 mm	14 mm
Memory Type	EEPROM	EEPROM	EEPROM	EEPROM	EEPROM	EEPROM	EEPROM
Moisture Sensitive	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Number of Gates	6000	6000	6000	6000	6000	6000	6000
Operating Supply Current	195 mA	195 mA	195 mA	195 mA	195 mA	195 mA	195 mA
Factory Pack Quantity	90	40	90	40	40	90	90
Supply Voltage - Max	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V
Supply Voltage - Min	3 V	3 V	3 V	3 V	3 V	3 V	3 V
Width	14 mm	24 mm	17 mm	24 mm	24 mm	14 mm	14 mm

Recommended Resources

Multiple cam controller circuit

Inverter and inverter02

Qingbing brand BD-303 refrigerator circuit

Sound-activated bistable electronic switch circuit

KDFI multifunctional electric fan controller circuit

Computer motherboard circuit diagram 820 1_11

Showing off the i.MX6 development board: This is an i.MX6 development board from two years ago. The i.MX series has good performance and is upgraded quickly. While showing the board, I also hope to be able to exchange other development board...; dcexpert Special Edition for Assessment Centres

[Xianji HPM6750 Review 10] Drawing a multi-function expansion board and verification: The HP6750 chip has a lot of peripherals, and there is a lot to play with and explore. The board under review is the HPM6750EVKMini. Since it is a mini, the onboard peripherals must be reduced. Fortun...; RCSN Domestic Chip Exchange

About the distance of infrared obstacle avoidance circuit: This is a circuit I found online. The test distance is less than 10CM. How can I increase the distance? I added an NPN transistor to the DO, but it didn't work. I then replaced the receiving tube with...; sky999 PCB Design

Repost - Tesla battery violent disassembly video: This disassembly team really loves Tesla. I remember that some time ago, in order to see what is inside a Tesla battery, they actually disassembled a Model S battery:It's quite stupid, but I felt real...; btty038 Talking

Relationship between transformer and inductor: For different ideal transformers, under the same power supply (ideal AC power supply! Same frequency, same voltage, and consistent changing waveform), the larger the inductance, the greater the power ...; bigbat Power technology

How to port uCOS-II to LPC17XX: 1. Knowledge preparation To have a deeper understanding of the UCOS-II porting, two aspects of knowledge are required: (1) Target chip. Here is the LPC17xx series chip. They are all based on the ARMv7...; 灞波儿奔 Microcontroller MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components