54ACT299DMQB datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 54ACT299DMQB

54ACT299DMQB: DescriptionIC ACT SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, CDIP20, CERAMIC, DIP-20, Shift Register; Categorylogic logic; File Size17KB，7 Pages; ManufacturerNational Semiconductor（TI ）; Websitehttp://www.ti.com

Stay tuned Parametric Compare

54ACT299DMQB Overview

IC ACT SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, CDIP20, CERAMIC, DIP-20, Shift Register

54ACT299DMQB Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
package instruction	DIP, DIP20,.3
Reach Compliance Code	unknown
Other features	HOLD MODE; COMMON I/O PINS; TOTEMPOLE SERIAL SHIFT RIGHT & SHIFT LEFT OUTPUTS; GATED OUTPUT CONTROL
Counting direction	BIDIRECTIONAL
series	ACT
JESD-30 code	R-GDIP-T20
JESD-609 code	e0
length	24.51 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	PARALLEL IN PARALLEL OUT
Maximum Frequency@Nom-Sup	70000000 Hz
Number of digits	8
Number of functions	1
Number of terminals	20
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DIP
Encapsulate equivalent code	DIP20,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
propagation delay (tpd)	18 ns
Certification status	Not Qualified
Filter level	38535Q/M;38534H;883B
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Trigger type	POSITIVE EDGE
width	7.62 mm
minfmax	70 MHz
Base Number Matches	1

54ACT299DMQB Related Products

	54ACT299DMQB	54ACT299FMQB	54ACT299LMQB
Description	IC ACT SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, CDIP20, CERAMIC, DIP-20, Shift Register	IC ACT SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, CDFP20, CERAMIC, FP-20, Shift Register	IC ACT SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, CQCC20, CERAMIC, LCC-20, Shift Register
Is it Rohs certified?	incompatible	incompatible	incompatible
package instruction	DIP, DIP20,.3	DFP, FL20,.3	QCCN, LCC20,.35SQ
Reach Compliance Code	unknown	unknown	unknown
Other features	HOLD MODE; COMMON I/O PINS; TOTEMPOLE SERIAL SHIFT RIGHT & SHIFT LEFT OUTPUTS; GATED OUTPUT CONTROL	HOLD MODE; COMMON I/O PINS; TOTEMPOLE SERIAL SHIFT RIGHT & SHIFT LEFT OUTPUTS; GATED OUTPUT CONTROL	HOLD MODE; COMMON I/O PINS; TOTEMPOLE SERIAL SHIFT RIGHT & SHIFT LEFT OUTPUTS; GATED OUTPUT CONTROL
Counting direction	BIDIRECTIONAL	BIDIRECTIONAL	BIDIRECTIONAL
series	ACT	ACT	ACT
JESD-30 code	R-GDIP-T20	R-GDFP-F20	S-CQCC-N20
JESD-609 code	e0	e0	e0
Load capacitance (CL)	50 pF	50 pF	50 pF
Logic integrated circuit type	PARALLEL IN PARALLEL OUT	PARALLEL IN PARALLEL OUT	PARALLEL IN PARALLEL OUT
Maximum Frequency@Nom-Sup	70000000 Hz	70000000 Hz	70000000 Hz
Number of digits	8	8	8
Number of functions	1	1	1
Number of terminals	20	20	20
Maximum operating temperature	125 °C	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C	-55 °C
Output characteristics	3-STATE	3-STATE	3-STATE
Output polarity	TRUE	TRUE	TRUE
Package body material	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DIP	DFP	QCCN
Encapsulate equivalent code	DIP20,.3	FL20,.3	LCC20,.35SQ
Package shape	RECTANGULAR	RECTANGULAR	SQUARE
Package form	IN-LINE	FLATPACK	CHIP CARRIER
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
power supply	5 V	5 V	5 V
propagation delay (tpd)	18 ns	18 ns	18 ns
Certification status	Not Qualified	Not Qualified	Not Qualified
Filter level	38535Q/M;38534H;883B	38535Q/M;38534H;883B	38535Q/M;38534H;883B
Maximum seat height	5.08 mm	2.286 mm	1.905 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V
surface mount	NO	YES	YES
technology	CMOS	CMOS	CMOS
Temperature level	MILITARY	MILITARY	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE	FLAT	NO LEAD
Terminal pitch	2.54 mm	1.27 mm	1.27 mm
Terminal location	DUAL	DUAL	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
Trigger type	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE
width	7.62 mm	6.731 mm	8.89 mm
minfmax	70 MHz	70 MHz	70 MHz
Base Number Matches	1	1	1
length	24.51 mm	-	8.89 mm

Recommended Resources

Analog karaoke accompaniment amplifier circuit diagram

Multi-channel signal centralized monitoring circuit

M62213FP some terminal connection circuit diagram a

Single touch switch signal input circuit

Y-step-down starting control using intermediate and time relay circuit delay conversion

Two-stage phase-shift oscillator circuit diagram using CMOS gate circuit

Practical sharing: The harm of Miller effect to MOSFET switching process: introduction The original meaning of MOSFET is: MOS (Metal Oxide Semiconductor), FET (Field Effect Transistor), that is, a field effect transistor that uses the gate of the metal layer (M) to control ...; eric_wang Integrated technical exchanges

Last day! Free review of Beetle ESP32-C3, hurry up and get it: Last day! Free review of Beetle ESP32-C3, hurry up and get it!Evaluation Development Board IntroductionBeetle ESP32-C3 (RISC-V chip)Small-sized controller based on ESP32-C3, with integrated charging m...; okhxyyo RF/Wirelessly

SVPWM principle, implementation, simulation analysis: [i=s]This post was last edited by Guadi on 2019-12-27 19:18[/i]This post mainly introduces the implementation and simulation analysis of SVPWM.In motor control, we hope to use a specific spatial magne...; 瓜弟 Motor Drive Control（Motor Control）

Why is the waveform of LM324 distorted?: As shown in the figure, after the input signal is amplified by 2 times, the bottom is distorted, but the bottom does not reach 0V.The op amp experiment is LM324, a forward double amplification circuit...; 放开那个鸡腿 Analog electronics

Answer the questions to win prizes | TDK special reports are waiting for you: Attracting Tomorrow TechnologyAttracting the future "Attract" is a verb used to indicate that a magnet attracts iron. It also means "attracting people" or "fascinating people". TDK will continue to cr...; EEWORLD社区 Integrated technical exchanges

Today, People's Daily pushes information from the Ministry of Industry and Information Technology: According to the Ministry of Industry and Information Technology, there are currently 113,000 5G base stations in operation across the country, and 870,000 users have signed up for 5G packages....; btty038 RF/Wirelessly

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components