EEWORLDEEWORLDEEWORLD

Part Number

Search

A3PE1500-FG484

Description
FPGA - Field Programmable Gate Array ProASIC3
CategoryProgrammable logic devices    Programmable logic   
File Size6MB,221 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Download Datasheet Parametric View All

A3PE1500-FG484 Online Shopping

Suppliers Part Number Price MOQ In stock  
A3PE1500-FG484 - - View Buy Now

A3PE1500-FG484 Overview

FPGA - Field Programmable Gate Array ProASIC3

A3PE1500-FG484 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerMicrosemi
package instructionBGA, BGA484,22X22,40
Reach Compliance Codeunknown
JESD-30 codeS-PBGA-B484
JESD-609 codee0
length23 mm
Humidity sensitivity level3
Configurable number of logic blocks38400
Equivalent number of gates1500000
Number of entries280
Number of logical units38400
Output times280
Number of terminals484
Maximum operating temperature70 °C
Minimum operating temperature
organize38400 CLBS, 1500000 GATES
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Encapsulate equivalent codeBGA484,22X22,40
Package shapeSQUARE
Package formGRID ARRAY
Peak Reflow Temperature (Celsius)225
power supply1.5/3.3 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height2.44 mm
Maximum supply voltage1.575 V
Minimum supply voltage1.425 V
Nominal supply voltage1.5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature30
width23 mm
Base Number Matches1
Revision 18
DS0097
ProASIC3 Flash Family FPGAs
with Optional Soft ARM Support
Features and Benefits
High Capacity
• 15 K to 1 M System Gates
• Up to 144 Kbits of True Dual-Port SRAM
• Up to 300 User I/Os
Advanced I/O
• 700 Mbps DDR, LVDS-Capable I/Os (A3P250 and above)
• 1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation
• Wide Range Power Supply Voltage Support per JESD8-B,
Allowing I/Os to Operate from 2.7 V to 3.6 V
• Bank-Selectable I/O Voltages—up to 4 Banks per Chip
• Single-Ended I/O Standards: LVTTL, LVCMOS 3.3 V /
2.5 V / 1.8 V / 1.5 V, 3.3 V PCI / 3.3 V PCI-X
and LVCMOS
2.5 V / 5.0 V Input
• Differential I/O Standards: LVPECL, LVDS, B-LVDS, and
M-LVDS (A3P250 and above)
• I/O Registers on Input, Output, and Enable Paths
• Hot-Swappable and Cold Sparing I/Os
• Programmable Output Slew Rate
and Drive Strength
• Weak Pull-Up/-Down
• IEEE 1149.1 (JTAG) Boundary Scan Test
• Pin-Compatible Packages across the ProASIC3 Family
• Six CCC Blocks, One with an Integrated PLL
• Configurable Phase-Shift, Multiply/Divide, Delay Capabilities
and External Feedback
• Wide Input Frequency Range (1.5 MHz to 350 MHz)
• 1 Kbit of FlashROM User Nonvolatile Memory
• SRAMs and FIFOs with Variable-Aspect-Ratio 4,608-Bit RAM
Blocks (×1, ×2, ×4, ×9, and ×18 organizations)
• True Dual-Port SRAM (except ×18)
Reprogrammable Flash Technology
• 130-nm, 7-Layer Metal (6 Copper), Flash-Based CMOS
Process
• Instant On Level 0 Support
• Single-Chip Solution
• Retains Programmed Design when Powered Off
High Performance
• 350 MHz System Performance
• 3.3 V, 66 MHz 64-Bit PCI
In-System Programming (ISP) and Security
• ISP Using On-Chip 128-Bit Advanced Encryption Standard
(AES) Decryption (except ARM
®
-enabled ProASIC
®
3 devices)
via JTAG (IEEE 1532–compliant)
• FlashLock
®
to Secure FPGA Contents
Clock Conditioning Circuit (CCC) and PLL
Low Power
• Core Voltage for Low Power
• Support for 1.5 V-Only Systems
• Low-Impedance Flash Switches
Embedded Memory
High-Performance Routing Hierarchy
• Segmented, Hierarchical Routing and Clock Structure
ARM Processor Support in ProASIC3 FPGAs
ProASIC3 Devices
A3P015
1
A3P030
A3P060 A3P125
A3P250
A3P400
A3P600
2
Cortex-M1 Devices
M1A3P250 M1A3P400
M1A3P600
System Gates
15,000
30,000
60,000 125,000
250,000
400,000
600,000
Typical Equivalent Macrocells
128
256
512
1,024
2,048
VersaTiles (D-flip-flops)
384
768
1,536
3,072
6,144
9,216
13,824
RAM Kbits (1,024 bits)
18
36
36
54
108
4,608-Bit Blocks
4
8
8
12
24
FlashROM Kbits
1
1
1
1
1
1
1
3
Secure (AES) ISP
Yes
Yes
Yes
Yes
Yes
Integrated PLL in CCCs
1
1
1
1
1
4
VersaNet Globals
6
6
18
18
18
18
18
I/O Banks
2
2
2
2
4
4
4
Maximum User I/Os
49
81
96
133
157
194
235
Notes:
1. A3P015 is not recommended for new designs.
2. Refer to the
Cortex-M1
product brief for more information.
3. AES is not available for Cortex-M1 ProASIC3 devices.
4. Six chip (main) and three quadrant global networks are available for A3P060 and above.
5. The M1A3P250 device does not support this package.
6. For higher densities and support of additional features, refer to the
ProASIC3E Flash Family FPGAs
datasheet.
7. Package not available.
• M1 ProASIC3 Devices—ARM
®
Cortex
®
-M1 Soft Processor
Available with or without Debug
A3P1000
M1A3P1000
1,000,000
24,576
144
32
1
Yes
1
18
4
300
† A3P015 and A3P030 devices do not support this feature.
‡ Supported only by A3P015 and A3P030 devices.
March 2016
© 2016 Microsemi Corporation
I
Is it better to first increase the voltage to 5V and then decrease it to 3.3V when using a 3.7V lithium battery? Or is it better to first decrease it to 3.3V and then increase it to 5V?
Recently, I have a project that requires peripherals with 5V and 3.3V. The main control is 3.3V, and there is a screen powered by 5V. The current is about 300+mA. The lithium battery is a single-cell ...
wangerxian Power technology
Download the Pomona Connectors catalogue and win a Xiaomi Mosquito Repellent!
Pomona is a company we are familiar with, and for more than 60 years, Pomona has always been synonymous with reliability and excellent value. Pomona has always insisted on using only the highest quali...
eric_wang Integrated technical exchanges
Are smaller components better?
Perhaps second only to Ohm's Law in electronics is Moore's Law: The number of transistors that can be packed into a chip doubles every two years or so. Since the physical size of a chip remains roughl...
wangerxian Analog electronics
Anyone have any ADS simulation tutorials to share?
There seems to be very little simulation tutorial courseware or video sharing forum for ADS2011 and later versions. Is there a technical blockade?...
btty038 RF/Wirelessly
The Xiaomi IoT module wifi version only costs 9.99 yuan. What would you most like to use it for?
[p=28, null, left][font=微软雅黑][size=3][/size][/font][/p][p=28, null, left][font=微软雅黑][size=3]The 2018 Xiaomi AIoT Developer Conference was held today. At the conference, Lei Jun proposed the concept of...
eric_wang DIY/Open Source Hardware
EEWORLD University ---- EDDP Motor Control Demonstration Platform Usage Guide
EDDP Motor Control Demonstration Platform Usage Guide : https://training.eeworld.com.cn/course/4853EDDP (Electric Drives Demonstration Platform) is an open source motor control kit based on Xilinx Zyn...
抛砖引玉 Industrial Control Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号