LD39080PT33-R datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Power/power management> The power supply circuit> LD39080PT33-R

LD39080PT33-R: DescriptionLDO Voltage Regulators Bicmos Vltg Regulatr Ultra Lo Drop; CategoryPower/power management The power supply circuit; File Size520KB，18 Pages; ManufacturerSTMicroelectronics; Websitehttp://www.st.com/; Environmental Compliance

Download Datasheet Parametric Compare View All

LD39080PT33-R Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	LD39080PT33-R	-	-	View	Buy Now

LD39080PT33-R Overview

LDO Voltage Regulators Bicmos Vltg Regulatr Ultra Lo Drop

LD39080PT33-R Parametric

Parameter Name	Attribute value
Brand Name	STMicroelectronics
Is it Rohs certified?	conform to
Maker	STMicroelectronics
Parts packaging code	MODULE
package instruction	LEAD FREE, PPAK-5
Contacts	4
Reach Compliance Code	not_compliant
ECCN code	EAR99
Adjustability	FIXED
Maximum drop-back voltage 1	0.3 V
Nominal dropback voltage 1	0.15 V
Maximum absolute input voltage	6.5 V
Maximum input voltage	6 V
Minimum input voltage	2.5 V
JESD-30 code	R-PSSO-G4
JESD-609 code	e3
length	6.5 mm
Maximum grid adjustment rate	0.0066%
Humidity sensitivity level	1
Number of functions	1
Output times	1
Number of terminals	4
Working temperatureTJ-Max	125 °C
Working temperature TJ-Min	-40 °C
Maximum output current 1	0.8 A
Maximum output voltage 1	3.399 V
Minimum output voltage 1	3.201 V
Nominal output voltage 1	3.3 V
Package body material	PLASTIC/EPOXY
Encapsulate equivalent code	SMSIP5H,.37,50TB
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
method of packing	TAPE AND REEL
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Regulator type	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR
Maximum seat height	2.63 mm
surface mount	YES
technology	BICMOS
Terminal surface	Matte Tin (Sn)
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	SINGLE
Maximum time at peak reflow temperature	30
Maximum voltage tolerance	3%
width	6.1 mm
Base Number Matches	1

LD39080PT33-R Related Products

	LD39080PT33-R	LD39080DT25-R	LD39080DT18-R	LD39080DT12-R	LD39080PT25-R
Description	LDO Voltage Regulators Bicmos Vltg Regulatr Ultra Lo Drop	LDO Voltage Regulators Bicmos Vltg Regulatr Ultra Lo Drop	LDO Voltage Regulators Bicmos Vltg Regulatr Ultra Lo Drop	LDO Voltage Regulators Bicmos Vltg Regulatr Ultra Lo Drop	LDO Voltage Regulators Bicmos Vltg Regulatr Ultra Lo Drop
Brand Name	STMicroelectronics	STMicroelectronics	STMicroelectronics	STMicroelectronics	STMicroelectronics
Is it Rohs certified?	conform to	conform to	conform to	conform to	conform to
Maker	STMicroelectronics	STMicroelectronics	STMicroelectronics	STMicroelectronics	STMicroelectronics
Parts packaging code	MODULE	TO-252	TO-252	TO-252	MODULE
package instruction	LEAD FREE, PPAK-5	TO-252, SMSIP3H,.38,90TB	LEAD FREE, DPAK-3	LEAD FREE, DPAK-3	LEAD FREE, PPAK-5
Contacts	4	3	3	3	4
Reach Compliance Code	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99
Adjustability	FIXED	FIXED	FIXED	FIXED	FIXED
Maximum drop-back voltage 1	0.3 V	0.3 V	0.3 V	0.3 V	0.3 V
Nominal dropback voltage 1	0.15 V	0.15 V	0.15 V	0.15 V	0.15 V
Maximum absolute input voltage	6.5 V	6.5 V	6.5 V	6.5 V	6.5 V
Maximum input voltage	6 V	6 V	6 V	6 V	6 V
Minimum input voltage	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V
JESD-30 code	R-PSSO-G4	R-PSSO-G2	R-PSSO-G2	R-PSSO-G2	R-PSSO-G4
JESD-609 code	e3	e3	e3	e3	e3
length	6.5 mm	6.5 mm	6.5 mm	6.5 mm	6.5 mm
Maximum grid adjustment rate	0.0066%	0.005%	0.0036%	0.0024%	0.005%
Humidity sensitivity level	1	1	1	1	1
Number of functions	1	1	1	1	1
Output times	1	1	1	1	1
Number of terminals	4	2	2	2	4
Working temperatureTJ-Max	125 °C	125 °C	125 °C	125 °C	125 °C
Working temperature TJ-Min	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Maximum output current 1	0.8 A	0.8 A	0.8 A	0.8 A	0.8 A
Maximum output voltage 1	3.399 V	2.575 V	1.854 V	1.2566 V	2.575 V
Minimum output voltage 1	3.201 V	2.425 V	1.746 V	1.1834 V	2.425 V
Nominal output voltage 1	3.3 V	2.5 V	1.8 V	1.22 V	2.5 V
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
Encapsulate equivalent code	SMSIP5H,.37,50TB	SMSIP3H,.38,90TB	SMSIP3H,.38,90TB	SMSIP3H,.38,90TB	SMSIP5H,.37,50TB
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE
method of packing	TAPE AND REEL	TAPE AND REEL	TAPE AND REEL	TAPE AND REEL	TAPE AND REEL
Peak Reflow Temperature (Celsius)	260	260	260	260	260
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Regulator type	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR
Maximum seat height	2.63 mm	2.63 mm	2.63 mm	2.63 mm	2.63 mm
surface mount	YES	YES	YES	YES	YES
technology	BICMOS	BICMOS	BICMOS	BICMOS	BICMOS
Terminal surface	Matte Tin (Sn)	Matte Tin (Sn)	Matte Tin (Sn)	Matte Tin (Sn)	Matte Tin (Sn)
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	1.27 mm	2.28 mm	2.28 mm	2.28 mm	1.27 mm
Terminal location	SINGLE	SINGLE	SINGLE	SINGLE	SINGLE
Maximum time at peak reflow temperature	30	30	30	30	30
Maximum voltage tolerance	3%	3%	3%	3%	3%
width	6.1 mm	6.1 mm	6.1 mm	6.1 mm	6.1 mm
Base Number Matches	1	-	1	1	1
Maximum load regulation	-	0.0079%	0.0057%	0.0038%	0.0079%
encapsulated code	-	TO-252	TO-252	TO-252	-

Recommended Resources

Phase failure protection circuit 2 for detecting line current

Integrated op amp tone control circuit

Timer circuit diagram of relay closing in time flow

REF19X series micro-power low output voltage precision reference source

Track and hold circuit diagram with frequency up to 4KHZ

High speed logarithmic amplifier circuit

Basic syntax of Verilog HDL: Verilog HDL is a language used for digital logic circuit design. The circuit design described by Verilog HDL is the Verilog HDL model of the circuit. Verilog HDL is both a behavioral description langu...; 小柳叶 FPGA/CPLD

Dual Transformation: The transformation from a logical function to its dual function is called dual transformation. AND and OR, XOR and XOR are two dual operations, the original variable and the inverse variable are dual ...; fighting Analog electronics

Found a method to import Altium Designer into SIwave: Anyone who has used SIwave knows that the software does not support direct import from Altium and needs to be converted to anf, but exporting from Altium to anf is very troublesome. Today I found a si...; shzhbchina PCB Design

Please advise, is it easy to pass the postgraduate examination and graduate, and how useful is the degree certificate?: I have a question for you. 1. Is it easy to pass the postgraduate entrance exam? Is the entrance exam the same as the formal postgraduate entrance exam? 2. Is it easy to graduate? 3. How useful is the...; 深圳小花 Talking

About the LAUNCHXL-F28379D Development Kit: Where is the JTAG interface of this development board? ?...; xiaoyang12138 DSP and ARM Processors

Limited time 1 yuan patch! Save up to 10,000 yuan!: As an advanced one-stop PCBA manufacturing service provider, Qixiang Zhilian can provide complete and efficient one-stop supply chain services. It uses big data and artificial intelligence, and cooper...; eric_wang Integrated technical exchanges

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components