AD9531-PCBZ datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Development board/suite/development tools> AD9531-PCBZ

AD9531-PCBZ: DescriptionClock u0026 Timer Development Tools Three PLL Baseband clock evaluation boar; CategoryDevelopment board/suite/development tools; File Size1MB，88 Pages; ManufacturerADI; Websitehttps://www.analog.com

Download Datasheet Parametric Compare View All

AD9531-PCBZ Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	AD9531-PCBZ	-	-	View	Buy Now

AD9531-PCBZ Overview

Clock u0026 Timer Development Tools Three PLL Baseband clock evaluation boar

AD9531-PCBZ Parametric

Parameter Name	Attribute value
Product Category	Clock & Timer Development Tools
Manufacturer	ADI
RoHS	Details
Factory Pack Quantity	1

Preview

Download Datasheet

View All

Data Sheet

FEATURES

3-Channel Clock Generator, 24 Outputs

AD9531

GENERAL DESCRIPTION

The

AD9531

provides a multioutput clock generator function

and three on-chip phase-locked loop (PLL) cores with SPI

programmable output frequencies and formats.

PLL1 provides two reference inputs and 10 outputs and includes

four user selectable loop configurations. The PLL has a fully

integrated loop filter requiring only a single external capacitor

(or a series RC network). PLL1 provides a wide range of output

frequencies up to 400 MHz and is capable of operating with an

external voltage controlled crystal oscillator (VCXO) and loop

filter, instead of the integrated voltage controlled oscillator

(VCO) and loop filter.

PLL2 is an integer-N PLL providing a single reference input and

12 outputs. PLL2 synthesizes output frequencies up to 400 MHz

from the REF2_x source and synchronizes the output clocks to

the input reference.

PLL3 provides a single reference input and two outputs. PLL3

synthesizes output frequencies up to 400 MHz from the REF3_x

source and synchronizes the output clocks to input reference.

The

AD9531

is available in an 88-lead LFCSP and is specified

over the −40°C to +85°C operating temperature range.

Throughout this data sheet, multifunction pins, such as

LOR/M4, are referred to either by the entire pin name or by a

single function of the pin (for example, LOR, when only that

function is relevant). In other cases, the text and figures of this

data sheet contain references to a channel rather than a pin. For

example, REF_A refers to the REF_A channel rather than the

REF_AP and REF_AN pins. Likewise, OUT3_1 refers to

Channel 1 of PLL3 rather than the OUT3_1P and OUT3_1N pins.

Additionally, an abbreviated notation for a pin pair replaces an

explicit reference to a each pin (for example, REF_Ax signifies

the REF_AN and REF_AP pins.).

3 fully integrated PLL/VCO cores (PLL1, PLL2, and PLL3)

Jitter performance: 0.462 ps rms typical

PLL1, fractional-N mode, 12 kHz to 20 MHz bandwidth

Loss of reference and lock detection for each PLL

Pin-configurable common frequency translations

Automatic synchronization of all outputs on power-up

Manual output synchronization capability

Package available in an 88-lead LFCSP

PLL1 details

Fractional-N/integer-N modes

Optional external VCXO

Fixed delay mode for constant static phase offset

2 reference clock inputs

Input format: differential/single-ended

Frequency range: 9.5 MHz to 260 MHz

Reference switching: manual/automatic

10 ultralow jitter HSTL/CMOS outputs up to 400 MHz

PLL2 details

Integer-N mode (1 reference clock input)

Input format: differential/single-ended/crystal

Frequency range: 9.5 MHz to 250 MHz

12 HSTL/CMOS outputs up to 400 MHz

PLL3 details

Integer-N mode (1 reference clock input)

Frequency range: 9.5 MHz to 100 MHz

Input format: differential/crystal (supports a 25 MHz to

50 MHz AT-cut quartz crystal resonator)

2 HSTL/LVDS/CMOS outputs to 400 MHz/150 MHz

(differential/CMOS)

APPLICATIONS

Radio equipment controller clocking

Low jitter/phase noise clock generation and distribution

Clock generation and translation for SONET, 10GE, 10G FC,

and other 10 Gbps protocols

40 Gbps/100 Gbps networking line cards, including SONET,

synchronous ethernet, OTU2/3/4

Forward error correction (G.710)

High performance wireless transceivers

ATE and high performance instrumentation

Broadband infrastructures

Ethernet line cards, switches, and routers

SATA and PCI-express

Rev. 0

Document Feedback

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

Technical Support

www.analog.com

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other

rights of third parties that may result from its use. Specifications subject to change without notice. No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarks and registered trademarks are the property of their respective owners.

AD9531

TABLE OF CONTENTS

Features .............................................................................................. 1

Applications................................................................................... 1

General Description ......................................................................... 1

Revision History ............................................................................... 3

Functional Block Diagram .............................................................. 4

Specifications..................................................................................... 5

Conditions ..................................................................................... 5

Supply Current .............................................................................. 5

Power Dissipation ......................................................................... 6

LDET1/M1, LDET2/M2, LDET3/M3, and LOR/M4 Pins ...... 8

REF1_SEL Pin ............................................................................... 8

PLL1 Characteristics .................................................................... 8

PLL2 Characteristics .................................................................. 13

PLL3 Characteristics .................................................................. 17

Serial Control Port ..................................................................... 20

Absolute Maximum Ratings .......................................................... 21

ESD Caution ................................................................................ 21

Pin Configuration and Function Descriptions ........................... 22

Typical Performance Characteristics ........................................... 25

PLL1 Characteristics .................................................................. 25

PLL2 Characteristics .................................................................. 26

PLL3 Characteristics .................................................................. 27

General Characteristics ............................................................. 28

Terminology .................................................................................... 29

Theory of Operation ...................................................................... 30

PLL1—Integer/Fractional-N PLL ............................................ 30

PLL1 Loop Configurations........................................................ 31

PLL1 Reference Clock Inputs (REF1_Ax/REF1_Bx)............. 34

PLL1 Reference Frequency Scaling .......................................... 34

PLL1 Phase Frequency Detector (PFD) and Charge Pumps..... 35

PLL1 Loop Filter ......................................................................... 35

PLL1 Internal VCO .................................................................... 35

PLL1 VCO Divider (M1) ........................................................... 35

PLL1 External VCXO Input (RFIN1_x) .................................. 35

PLL1 Clock Distribution ........................................................... 36

PLL1 Holdover Mode and Freerun Mode ............................... 37

PLL1 Reference Selection—Manual and Automatic ............. 37

PLL1 Internal VCO Calibration ............................................... 38

PLL1 Σ-Δ Modulator.................................................................. 40

PLL1 Lock Detector ................................................................... 40

Data Sheet

PLL2—Integer-N PLL ................................................................ 41

PLL2 Reference Clock Input (REF2_P/REF2_N) .................. 41

PLL2 Reference Divider (R2) .................................................... 41

PLL2 PFD and Charge Pump ................................................... 41

PLL2 Loop Filter ......................................................................... 42

PLL2 VCO ................................................................................... 42

PLL2 VCO Divider (M2)........................................................... 44

PLL2 Feedback Divider (N2) .................................................... 44

PLL2 Clock Distribution ........................................................... 44

PLL3 Integer-N PLL ................................................................... 46

PLL3 Reference Clock Input (REF3_P/REF3_N) .................. 46

PLL3 Input Frequency Scaling ................................................. 46

PLL3 PFD and Charge Pumps .................................................. 46

PLL3 Loop Filters ....................................................................... 47

PLL3 VCOs ................................................................................. 47

PLL3 Feedback Dividers ............................................................ 47

PLL3B Reference Divider (R3B) .............................................. 47

PLL3 Clock Distribution ........................................................... 47

Additional Features ........................................................................ 49

Power-On Reset (POR) ............................................................. 49

ROM Profiles .............................................................................. 49

Multifunction Pins (LDET1/M1, LDET2/M2, LDET3/M3,

LOR/M4) ..................................................................................... 49

Loss of Reference (LOR)............................................................ 50

PLL Lock Detection (LDETx) .................................................. 51

Automatic Output Synchronization ........................................ 51

Serial Control Port ......................................................................... 54

Serial Control Port Pin Descriptions ....................................... 54

Operation of the Serial Control Port ....................................... 54

Instruction Word (16 Bits) ........................................................ 55

MSB/LSB First Transfers ........................................................... 55

Serial Port Control Registers—Register 0x0000 to Register

0x0005 .......................................................................................... 60

Device Identification and ROM Profile Registers—Register

0x000A to Register 0x000E ....................................................... 60

Status Registers—Register 0x0080 to Register 0x0082 .......... 61

LDET/LOR Control Registers—Register 0x0083 to Register

0x0085 .......................................................................................... 61

PLL1 Registers ............................................................................ 62

Rev. 0 | Page 2 of 88

AD9531-PCBZ Related Products

	AD9531-PCBZ	AD9531/PCBZ	AD9531BCPZ
Description	Clock u0026 Timer Development Tools Three PLL Baseband clock evaluation boar	EVAL BOARD FOR AD9531	IC CLK GEN PLL 400MHK 88LFCSP

Recommended Resources

Do you know about intelligently controlled active clamp flyback?

Three amplification circuits of junction field effect transistors - common gate

Dual tone alarm circuit

Battery powered high power flash

Schematic diagram of single-ended flyback converter switching regulated power supply

Topological structure of combined hybrid multi-level conversion circuit

Free | VIP tickets to EDI CON, the annual RF event (Beijing, 4.1~3): [font=微软雅黑][size=3][color=#000000]Xi Dada said in his New Year's message in 2019 that we are all running hard and we are all dream chasers. [/color][/size][/font] [font=微软雅黑][size=3][color=#000000]To ...; EEWORLD社区 RF/Wirelessly

Electronics Bible: The Art of Electronics by Paul Horowitz: "The Art of Electronics", third edition (English). There seems to be no Chinese version yet, but it is not difficult to read.This book is widely accepted as the best single authoritative book on elect...; arui1999 Download Centre

EEWORLD University Hall-How accurate is the measurement?: How accurate is the measurement : https://training.eeworld.com.cn/course/4659The term measurement uncertainty may sound confusing at first, but the concept is actually not difficult. In the 2012 editi...; 老白菜 Test/Measurement

RSL10 Smart Shot Camera Platform Evaluation Board: The RSL10 Smart Shot Camera is a complete node-to-cloud platform that enables intelligent image capture for portable, low-duty-cycle IoT applications including asset monitoring and security. Based on ...; littleshrimp Special Edition for Assessment Centres

"Squid Game" has made "Luotang" popular. Do you dare to challenge this electronic version of "Luotang"?: The recent Korean drama “Squid Game” has also made “椪糖” popular. The second level: poking the “椪糖” and the graphic you choose at the beginning determines the difficulty of the game!Poking the pattern ...; eric_wang Talking

Problems with registering interrupt vectors in MDK environment: Recently, I was working on the frequency division of the timer, but I couldn't enter the interrupt. I searched on the Internet and found that the interrupt vector was registered in startup_ccs. I dire...; 627933142 Microcontroller MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components