EEWORLDEEWORLDEEWORLD

Part Number

Search
Datasheet >

EPM7192SQC160-10

Showing 6 Results for EPM7192SQC160-10, including EPM7192SQC160-10,EPM7192SQC160-10, etc. You can look for possible substitutions between devices by comparing the similarities and differences between them.
Part Number Manufacturer Description Datasheet
EPM7192SQC160-10 Altera (Intel) EE PLD, 10 ns, PQFP160 Download
EPM7192SQC160-10 Intel CPLD - Complex Programmable Logic Devices CPLD - MAX 7000 192 Macro 124 IOs Download
EPM7192SQC160-10F Altera (Intel) IC cpld 192mc 10ns 160qfp Download
EPM7192SQC160-10F Intel IC CPLD 192MC 10NS 160QFP Download
EPM7192SQC160-10N Altera (Intel) —— Download
EPM7192SQC160-10N Intel IC CPLD 192MC 10NS 160QFP Download
EPM7192SQC160-10 Related Product Datasheets:
Part Number Datasheet
EPM7192SQC160-10F 、 EPM7192SQC160-10N Download Datasheet
EPM7192SQC160-10 、 EPM7192SQC160-10F Download Datasheet
EPM7192SQC160-10N Download Datasheet
EPM7192SQC160-10C Download Datasheet
EPM7192SQC160-10 Download Datasheet
EPM7192SQC160-10 Related Products:
Part Number EPM7192SQC160-10 EPM7192SQC160-10F
Description CPLD - Complex Programmable Logic Devices CPLD - MAX 7000 192 Macro 124 IOs IC cpld 192mc 10ns 160qfp
Is it Rohs certified? incompatible incompatible
Maker Intel Altera (Intel)
package instruction QFP, QFP160,1.2SQ QFP, QFP160,1.2SQ
Reach Compliance Code compliant compliant
Other features CONFIGURABLE I/O OPERATION WITH 3.3V OR 5V YES
maximum clock frequency 125 MHz 125 MHz
In-system programmable YES YES
JESD-30 code S-PQFP-G160 S-PQFP-G160
JESD-609 code e0 e0
JTAG BST YES YES
length 28 mm 28 mm
Humidity sensitivity level 3 3
Number of I/O lines 124 124
Number of macro cells 192 192
Number of terminals 160 160
Maximum operating temperature 70 °C 70 °C
organize 0 DEDICATED INPUTS, 124 I/O 0 DEDICATED INPUTS, 124 I/O
Output function MACROCELL MACROCELL
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code QFP QFP
Encapsulate equivalent code QFP160,1.2SQ QFP160,1.2SQ
Package shape SQUARE SQUARE
Package form FLATPACK FLATPACK
Peak Reflow Temperature (Celsius) 220 220
power supply 3.3/5,5 V 3.3/5,5 V
Programmable logic type EE PLD EE PLD
propagation delay 10 ns 10 ns
Certification status Not Qualified Not Qualified
Maximum seat height 4.07 mm 4.07 mm
Maximum supply voltage 5.25 V 5.25 V
Minimum supply voltage 4.75 V 4.75 V
Nominal supply voltage 5 V 5 V
surface mount YES YES
technology CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form GULL WING GULL WING
Terminal pitch 0.65 mm 0.65 mm
Terminal location QUAD QUAD
Maximum time at peak reflow temperature 30 30
width 28 mm 28 mm
Base Number Matches 1 1

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Search Index   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Index   1K 3T 3X 46 6F 9B AC EX HX JC KH RD RJ T1 ZA

Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号