GDZJ3.0A datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> Discrete semiconductor> GDZJ3.0A

Preview

GDZJ3.0A: Description6.115 V, 0.5 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE, DO-34; Categorysemiconductor Discrete semiconductor; File Size83KB，4 Pages; ManufacturerPANJIT; Websitehttp://www.panjit.com.tw/; PANJIT is a global IDM that offers a broad product portfolio including MOSFETs, Schottky diodes, SiC devices, bipolar junction transistors and bridges. The company aims to meet the needs of customers in various applications such as automotive, power, industrial, computing, consumer and communications. Their vision is to power the world with reliable quality, energy-efficient and efficient products, bringing a greener and smarter future to people. The company's core values include innovation, responsibility, customer-centricity, learning and growth, mutual trust and collaboration.

Download Datasheet View All

GDZJ3.0A Overview

6.115 V, 0.5 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE, DO-34

GDZJ3.0A Preview

Download Datasheet

View All

DAT SHEET

GDZJ2.0~GDZJ56

AXIAL LEAD ZENER DIODES

VOLTAGE

2.0 to 56 Volts

POWER

500 mWatts

FEATURES

• Planar Die construction

• 500mW Power Dissipation

• Ideally Suited for Automated Assembly Processes

• In compliance with EU RoHS 2002/95/EC directives

MECHANICAL DATA

• Case: Molded Glass DO-34

• Terminals: Solderable per MIL-STD-750, Method 2026

• Polarity: See Diagram Below

• Approx. Weight: 0.09 grams

• Mounting Position: Any

• Ordering information: Suffix : “ -34 ” to order DO-34 Package

• Packing information

- 2K per Bulk box

T/R - 10K per 13" plastic Reel

T/B - 5K per horiz. tape & Ammo box

MAXIMUM RATINGS AND ELECTRICAL CHARACTERISTICS

P ar m et r

P ow erD i si aton atTam b = 25

s p i

Juncton Tem per t r

aue

S t r ge Tem per t r R ange

aue

S ym bol

Val e

500

175

- 5 t +175

6 o

U nis

TO T

Vald pr vi ed t atl ads ata di t nce of10m m fom case ar keptatam bi ntt m per t r .

i o d

h e

e e

aue

P ar m et r

Ther alR esi t nce Juncton t A m bi ntA i

i o

For ar Volage atI = 100m A

w d

S ym bol

M i.

Typ.

M ax.

U nis

K/ W

Rt A

Vald pr vi ed t atl ads ata di t nce of10m m fom case ar keptatam bi ntt m per t r .

i o d

h e

e e

aue

STAD-JUN.27.2008

PAGE . 1

Recommended Resources

Magnetic remote control switch circuit diagram b

Household gas alarm circuit composed of gas sensor

Fan simulated natural wind control circuit

Multiple LVDT measurement system wiring schematic diagram

Charge protection circuit for nickel-cadmium batteries

555 home appliance dual-purpose timer circuit

[nRF52840 DK Review] +52840 NFC (Part 2): Burn the project in the nRF5_SDK_15.2.0_9412b96\examplesfcecord_text folder to 52840 and read it through NXP's pn532:The data of the NFC block is shown in the red line: Hello World![code]static ret_co...; lehuijie RF/Wirelessly

What domestic chips are needed to DIY a fast-charging chromium iron or an electric chromium iron that works as a laptop power supply?: I usually use the soldering station below to solder things. Sometimes, if I need to work outside, it is not convenient to carry such a large thing, so I will bring a 220V soldering iron. Some of the s...; littleshrimp Domestic Chip Exchange

Bluetooth module communicates with mobile phone: I have done an experiment on Zigbee communication, which requires communication between the Bluetooth module and the mobile phone Bluetooth module to receive RSSI. For a long time, the problem of garb...; Aguilera RF/Wirelessly

The compilation of the program sent by serial communication always fails: module UARTMYSELF (input CLOCK,RESET,output TXD,input iCall,output oDone,input [7:0]iData );parameter B115K2=9'd434;reg[3:0]i;reg[8:0]C1;reg[10:0]D1;reg rTXD;reg isDone;always@(posedge CLOCK or negedg...; 星星brisk FPGA/CPLD

Does the clearance below the crystal oscillator refer to the layer where the chip is located or all layers?: RTRT Does the clearance below the crystal oscillator refer to the layer where the chip is located or all layers? Now I find that some designs only have clearance below the layer where the crystal osci...; se7ens Analog electronics

Lecture 2 Introduction to SOPC development process and development platform.pdf: Lecture 2 Introduction to SOPC development process and development platform.pdf...; zxopenljx EE_FPGA Learning Park

Popular Components