CD4094B
8-Bit Shift Register/Latch with 3-STATE Outputs
General Description
The CD4094B consists of an 8-bit shift register and a 3-
STATE 8-bit latch. Data is shifted serially through the shift
register on the positive transition of the clock. The output of
the last stage (Q
S
) can be used to cascade several
devices. Data on the Q
S
output is transferred to a second
output, Q′
S
, on the following negative clock edge.
The output of each stage of the shift register feeds a latch,
which latches data on the negative edge of the STROBE
input. When STROBE is HIGH, data propagates through
the latch to 3-STATE output gates. These gates are
enabled when OUTPUT ENABLE is taken HIGH.
Features
s
Wide supply voltage range:
s
High noise immunity:
s
Low power TTL compatibility:
Fan out of 2 driving 74L or 1 driving 74LS
s
3-STATE outputs
3.0V to 18V
0.45 V
DD
(typ.)
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
Pin Assignments for DIP and SOP
Top View
Truth Table
Clock
Output
Enable
0
0
1
1
1
1
X
X
0
1
1
1
X
X
X
0
1
1
Strobe
Data
Parallel Outputs
Q1
Hi-Z
Hi-Z
0
1
Q
N
Hi-Z
Hi-Z
Q
N
−1
Q
N
−1
Serial Outputs
Q
S
(Note 1)
Q7
No Change
Q7
Q7
Q7
Q′
Σ
No Change
Q7
No Change
No Change
No Change
Q7
X
=
Don't Care
=
HIGH-to-LOW
=
LOW-to-HIGH
No Change No Change
No Change No Change No Change
Note 1:
At the positive clock edge, information in the 7th shift register stage is transferred to Q8 and Q
S
.
http://www.hgsemi.com.cn
1
2018 JUN
CD4094B
Absolute Maximum Ratings
(Note 2)
(Note 3)
Supply Voltage (V
DD
)
Input Voltage (V
IN
)
Storage Temperature Range (T
S
)
Power Dissipation (P
D
)
Dual-In-Line
Small Outline
Lead Temperature (T
L
)
(Soldering, 10 seconds)
260°C
700 mW
500 mW
−0.5
to
+18
V
DC
−0.5
to V
DD
+0.5
V
DC
−65°C
to
+150°C
Recommended Operating
Conditions
(Note 3)
DC Supply Voltage (V
DD
)
Input Voltage (V
IN
)
Operating Temperature Range (T
A
)
+3.0
to
+15
V
DC
0 to V
DD
V
DC
−40°C
to
+85°C
Note 2:
“Absolute Maximum Ratings” are those values beyond which the
safety of the device cannot be guaranteed; they are not meant to imply that
the devices should be operated at these limits. The tables of “Recom-
mended Operating Conditions” and “Electrical Characteristics” provide con-
ditions for actual device operation.
Note 3:
V
SS
=
0V unless otherwise specified.
DC Electrical Characteristics
(Note 3)
Symbol
I
DD
Quiescent
Device Current
V
OL
LOW Level
Output Voltage
V
OH
HIGH Level
Output Voltage
V
IL
LOW Level
Input Voltage
V
IH
HIGH Level
Input Voltage
I
OL
LOW Level
Output Current
(Note 4)
I
OH
HIGH Level
Output Current
(Note 4)
I
IN
I
OZ
Input Current
3-STATE Output
Leakage Current
Note 4:
I
OH
and I
OL
are tested one output at a time.
Parameter
Conditions
V
DD
=
5.0V
V
DD
=
10V
V
DD
=
15V
V
DD
=
5.0V
V
DD
=
10V
V
DD
=
15V
V
DD
=
5.0V
V
DD
=
10V
V
DD
=
15V
V
DD
=
5.0V, V
O
=
0.5V or 4.5V
V
DD
=
10V, V
O
=
1.0V or 9.0V
V
DD
=
15V, V
O
=
1.5V or 13.5V
V
DD
=
5.0V, V
O
=
0.5V or 4.5V
V
DD
=
10V, V
O
=
1.0V or 9.0V
V
DD
=
15V, V
O
=
1.5V or 13.5V
V
DD
=
5.0V, V
O
=
0.4V
V
DD
=
10V, V
O
=
0.5V
V
DD
=
15V, V
O
=
1.5V
V
DD
=
5.0V, V
O
=
4.6V
V
DD
=
10V, V
O
=
9.5V
V
DD
=
15V, V
O
=
13.5V
V
DD
=
15V, V
IN
=
0V
V
DD
=
15V, V
IN
=
15V
V
DD
=
15V, V
IN
=
0V or 15V
|I
O
|
≤
1
µA
|I
O
|
≤
1.0
µA
−40°C
Min
Max
20
40
80
0.05
0.05
0.05
4.95
9.95
14.95
1.5
3.0
4.0
3.5
7.0
11.0
0.52
1.3
3.6
−0.52
−1.3
−3.6
−0.3
0.3
1
3.5
7.0
11.0
0.44
1.1
3.0
−0.44
−1.1
−3.0
4.95
9.95
14.95
Min
+25°C
Typ
Max
20
40
80
0
0
0
5.0
10.0
15.0
1.5
3.0
4.0
0.05
0.05
0.05
+85°C
Min
Max
150
300
600
0.05
0.05
0.05
4.95
9.95
14.95
1.5
3.0
4.0
3.5
7.0
11.0
Units
µA
µA
µA
V
V
V
V
V
V
V
V
V
V
V
V
mA
mA
mA
mA
mA
mA
0.88
2.25
8.8
0.88
2.25
8.8
−0.3
0.3
1
0.36
0.9
2.4
−0.36
−0.9
−2.4
−1.0
1.0
10
µA
µA
µA
http://www.hgsemi.com.cn
3
2018 JUN
51mcu
京公网安备 11010802033920号
EEWORLD
