EEWORLDEEWORLDEEWORLD

Part Number

Search

BZX84C8V2TS

Description
Zener diode
CategoryDiscrete semiconductor   
File Size365KB,2 Pages
ManufacturerJCET
Websitehttp://www.cj-elec.com/

Jiangsu Changdian Technology Co., Ltd. focuses on semiconductor packaging and testing business, providing customers at home and abroad with a full range of solutions such as chip testing, packaging design, packaging testing, etc. The company was successfully listed on the Shanghai Main Board in 2003, becoming the first semiconductor packaging and testing listed company in China. It now has a national enterprise technology center and a postdoctoral research workstation. It is a national key high-tech enterprise, a supporting unit of the National Engineering Laboratory for High-density Integrated Circuits, and the chairman unit of the Integrated Circuit Packaging Technology Innovation Strategic Alliance.

Discrete devices: diodes (switching diodes, Schottky diodes (Schottky rectifiers), voltage regulator diodes, Pin diodes, TVS diodes, rectifier diodes, fast recovery diodes); transistors (Darlington tubes, digital transistors, MOSFETs); thyristors: silicon-controlled rectifiers, triacs; composite tubes: transistors + field-effect tubes, dual transistors, dual digital transistors, digital transistors + transistors, transistors + diodes, field-effect tubes + diodes, dual field-effect tubes. Voltage regulator circuit; energy-saving lamp charger switch tube

Lead frame: TO series (TO); SOD series (SOD); SOT series (TSOT, SOT); FBP series (WBFBP); QFN series (QFNWB, DFNWB, DFNFC, QFNFC); ​​QFP series (LQFP: PQFP: PLCC: TQFP); SIP series (SIP, HSIP, FSIP); SOP series (SOP, HSOP, SSOP, MSOP, HTSOP, TSSOP); DIP series (DIP, FDIP, SDIP); PDFN series; PQFN series; MIS series (MISFC, MISWB)

Nine core technologies: Through Silicon Via (TSV) packaging technology; SiP RF packaging technology; wafer-level 3D rewiring packaging process technology; copper bump interconnection technology; high-density FC-BGA packaging and testing technology (Flip Chip BGA); multi-turn array four-sided pinless packaging and testing technology; package body 3D stacking technology; 50μm or less ultra-thin chip 3D stacking packaging technology; MEMS multi-chip packaging technology; MIS packaging technology (pre-encapsulated interconnection system); BGA packaging technology, etc.

 

 

Download Datasheet View All

BZX84C8V2TS Overview

Zener diode

Features

Product Name: Zener Diode


Product model: BZX84C8V2TS


product features:


Planar Die Construction


200mW Power Dissipation


Zener Voltages from 2.4V - 39V


Three isolated diode elements in single Ultra-Small Surface Mount Package




Product parameters:


Pd power dissipation: 200mW


Vz stable voltage: Nom=8.2V Min=7.7V Max=8.7V


Zzt breakdown impedance: 15Ω


Zzk breakdown impedance: 80Ω


IR reverse current: 0.7uA


Vf forward voltage drop: 0.9V



Package: SOT-363

BZX84C8V2TS Preview

Download Datasheet
JIANGSU CHANGJIANG ELECTRONICS TECHNOLOGY CO., LTD
SOT-363 Plastic-Encapsulate DIODES
SOT-363
ZENER DIODE
BZX84C2V4TS-BZX84C39TS
FEATURES
Planar Die Construction
200mW Power Dissipation
Zener Voltages from 2.4V - 39V
1
Three isolated diode elements in single Ultra-Small Surface Mount Package
Maximum Ratings(T
a
=25℃ unless otherwise specified)
Characteristic
Forward Voltage
Power Dissipation(Note 1)
Thermal Resistance, Junction to Ambient Air(Note 1)
Operating and Storage Temperature Range
@ I
F
= 10mA
Symbol
V
F
P
D
R
θJA
T
j
,T
STG
Value
0.9
200
625
-65
~
+150
Unit
V
mW
℃/W
Notes:1. Valid provided that device terminals are kept at ambient temperature.
2. short duration pulse test used to minimize self-heating effect.
3. f = 1KHz.
A,Dec,2010
[GD32L233C-START Review] 1. GD32L233C-START with obvious advantages and disadvantages (unboxing)
[i=s]This post was last edited by freeelectron on 2022-1-18 16:35[/i]First of all, I would like to thank EEWORLD and GD32 officials for giving me this review opportunity. Thank you !1. Download: https...
freeelectron GD32 MCU
LTC2325-16 Sampling Issues
This is the signal of LTC2325-16 I captured. Channel A and Channel B are not connected. Channel C is connected to a 60khz 2V sine wave (connected to IN3+, IN3- and the signal generator), and Channel D...
xkl5599 EE_FPGA Learning Park
Design considerations for single-chip microcomputer key scanning program
New key scanning programHowever, after browsing the Internet for a long time and reading a lot of source code, I did not find any trace of this key processing method, so I shared it with my colleagues...
fish001 Microcontroller MCU
How to change the library file in the schematic diagram in orcad?
The first method: edit the library file directly in the schematic diagram, and then update it to the schematic diagram. The operation is as follows: The first step is to select the component you want ...
凡亿教育 PCB Design
Free application: Domestic FPGA Gaoyunjia Little Bee Family GW1N Series Development Board
Development board model: DK_MINI_GW1N-LV4LQ144C6I5_V1.1 (3 sets in total) From: Gowin Semiconductor Market price: 299 yuanIn the forumlittleshrimp played with the domestic Gaoyun FPGA , and had a lot ...
EEWORLD社区 FPGA/CPLD
Taking stock of the college entrance examination experience of Internet tycoons! How many points did you get in the exam?
As the college entrance examination scores of various provinces are released one by one, the news of college entrance examination results is constantly flooding the screen. I just found some college e...
eric_wang Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号