A2543HA-15P-WH-N2 datasheet, PDF

A2543HA-15P-WH-N2: DescriptionConnectors, Rohs Yes, Active, 4A, 250V, -40℃, 105℃, 10mΩMax., 1000V AC/minute, 2.54mm; CategoryThe connector The connector; File Size444KB，8 Pages; ManufacturerCHANGJIANG CONNECTORS Co.,LTD.; Websitehttp://www.cjt.com/; Environmental Compliance; Shenzhen Changjiang Connector Co., Ltd. is a world-leading professional connector manufacturer with 20 years of experience. Its products mainly include wire-to-board connectors, board-to-board connectors, wire-to-wire connectors, wire harness processing and connector design, mold development and manufacturing. It is compatible with international brand connectors from Europe, the United States, Japan, South Korea and other countries.

Download Datasheet Parametric View All

A2543HA-15P-WH-N2 Overview

Connectors, Rohs Yes, Active, 4A, 250V, -40℃, 105℃, 10mΩMax., 1000V AC/minute, 2.54mm

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Reach Compliance Code	compli
Is it lead-free?	unknown
Rated current	4A
Rated voltage	250V
Minimum Tem	-40℃
Maximum Tem	105℃
Contact resistance	10mΩMax.
Dielectric withstand voltage	1000V AC/minute
Terminal pitch	2.54mm
Contact completed and terminated
Contact material
iginPNs	22-01-4152

About USB2.0 plug-in and switch: Can I use a high-speed analog switch such as TS3USB31 to switch DM/DP? According to the 3.0 protocol, the complete insertion/removal process needs to detect the VBus timing, and if only the data line ...; Ejack1979 Integrated technical exchanges

[Atria AT32WB415 Series Bluetooth BLE 5.0 MCU] + Bluetooth communication: [Atria AT32WB415 Series Bluetooth BLE 5.0 MCU] + Bluetooth communicationBluetooth BLE Application NotesAfter checking the official website, I found the Bluetooth manual and started to learn and unders...; 雨夜很凉快 RF/Wirelessly

xilinx vivado xdc constraint syntax: 1. Purpose of Constraints Introduce the principle of FPGA constraints, understand that the purpose of constraints is to serve the design, to ensure that the design meets the timing requirements, and t...; zxopenljx EE_FPGA Learning Park

Design and Implementation of Digital Video Conversion Interface Based on FPGA: ...; 至芯科技FPGA大牛 FPGA/CPLD

[AT-START-F403A Evaluation] VI. FreeRTOS system based on IAR security library (sLib) secondary development mode practice: [i=s]This post was last edited by uuxz99 on 2020-10-22 21:47[/i]In the process of implementing the slib function in the previous evaluation, due to the IAR crash problem, a compromise method was used ...; uuxz99 Domestic Chip Exchange

About the 2021 E-Sports Championship: [i=s]This post was last edited by Jacktang on 2021-8-9 08:26[/i]1. Notice on the designated devices for the sponsors of the 2021 TI Cup National Undergraduate Electronic Design Competition2. To ensure...; Jacktang Electronics Design Contest

Popular Components