2SA673A datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Discrete semiconductor> 2SA673A

Preview

2SA673A: DescriptionPNP transistor; CategoryDiscrete semiconductor; File Size112KB，1 Pages; ManufacturerJCET; Websitehttp://www.cj-elec.com/; Jiangsu Changdian Technology Co., Ltd. focuses on semiconductor packaging and testing business, providing customers at home and abroad with a full range of solutions such as chip testing, packaging design, packaging testing, etc. The company was successfully listed on the Shanghai Main Board in 2003, becoming the first semiconductor packaging and testing listed company in China. It now has a national enterprise technology center and a postdoctoral research workstation. It is a national key high-tech enterprise, a supporting unit of the National Engineering Laboratory for High-density Integrated Circuits, and the chairman unit of the Integrated Circuit Packaging Technology Innovation Strategic Alliance.

Discrete devices: diodes (switching diodes, Schottky diodes (Schottky rectifiers), voltage regulator diodes, Pin diodes, TVS diodes, rectifier diodes, fast recovery diodes); transistors (Darlington tubes, digital transistors, MOSFETs); thyristors: silicon-controlled rectifiers, triacs; composite tubes: transistors + field-effect tubes, dual transistors, dual digital transistors, digital transistors + transistors, transistors + diodes, field-effect tubes + diodes, dual field-effect tubes. Voltage regulator circuit; energy-saving lamp charger switch tube

Lead frame: TO series (TO); SOD series (SOD); SOT series (TSOT, SOT); FBP series (WBFBP); QFN series (QFNWB, DFNWB, DFNFC, QFNFC); QFP series (LQFP: PQFP: PLCC: TQFP); SIP series (SIP, HSIP, FSIP); SOP series (SOP, HSOP, SSOP, MSOP, HTSOP, TSSOP); DIP series (DIP, FDIP, SDIP); PDFN series; PQFN series; MIS series (MISFC, MISWB)

Nine core technologies: Through Silicon Via (TSV) packaging technology; SiP RF packaging technology; wafer-level 3D rewiring packaging process technology; copper bump interconnection technology; high-density FC-BGA packaging and testing technology (Flip Chip BGA); multi-turn array four-sided pinless packaging and testing technology; package body 3D stacking technology; 50μm or less ultra-thin chip 3D stacking packaging technology; MEMS multi-chip packaging technology; MIS packaging technology (pre-encapsulated interconnection system); BGA packaging technology, etc.

Download Datasheet View All

2SA673A Overview

PNP transistor

Features

Product Name: PNP Transistor

Product model: 2SA673A

Product parameters:

Pcm (maximum dissipated power): 400mW

Ic (collector current): 500mA

BVcbo (Collector-Base Breakdown Voltage): 50V

BVceo (Collector-Emitter Breakdown Voltage): 50V

BVebo (emitter-base breakdown voltage): 4V

hFE (current gain): Min: 60, Max: 320

VCE (sat) saturation voltage drop: 0.6V

Package: TO-92

2SA673A Preview

Download Datasheet

View All

JIANGSU CHANGJIANG ELECTRONICS TECHNOLOGY CO., LTD

TO-92 Plastic-Encapsulate Transistors

TO – 92

2SA673A

TRANSISTOR (PNP)

1. EMITTER

FEATURES

Low Frequency Amplifier

Complementary Pair with 2SC1213A

2. COLLECTOR

3. BASE

MAXIMUM RATINGS (T

=25℃ unless otherwise noted)

Symbol

CBO

CEO

EBO

θJA

stg

Parameter

Collector-Base Voltage

Collector-Emitter Voltage

Emitter-Base Voltage

Collector Current

Collector Power Dissipation

Thermal Resistance From Junction To Ambient

Junction Temperature

Storage Temperature

Value

-50

-4

-0.5

400

312

150

-55~+150

Unit

℃/W

℃

ELECTRICAL CHARACTERISTICS (T

=25℃ unless otherwise specified)

Parameter

Collector-base breakdown voltage

Collector-emitter breakdown voltage

Emitter-base breakdown voltage

Collector cut-off current

Emitter cut-off current

DC current gain

Collector-emitter saturation voltage

Base-emitter voltage

Symbol

(BR)CBO

(BR)CEO

(BR)EBO

CBO

EBO

FE(1)

FE(2)

Test

conditions

Min

-50

-4

Typ

Max

Unit

=-0.01mA,I

=-1mA,I

=-0.01mA,I

=-20V,I

=-3V,I

=-3V, I

=-10mA

=-3V, I

=-500mA

=-150mA,I

=-15mA

=-3V, I

=-10mA

-0.5

-0.6

-0.75

320

μA

CE(sat)

*Pulse test: pulse width

≤300μs,

duty cycle≤ 2.0%.

CLASSIFICATION OF h

FE(1)

RANK

RANGE

60-120

100-200

160-320

A,Dec,2010

Recommended Resources

The center main control circuit board PCB was finished today and sent to the manufacturer for board making.: The PCB of the central control circuit board was finished today and sent to the manufacturer for board making. Acting according to the plan is a reminder for myself....; 7905 ST MEMS Sensor Creative Design Competition

Error: Can't route source node of type max_io to destination node ...: Error: Can't route source node "sg" of type max_io to destination node "sg~1" of type max_mcell Has anyone encountered this problem?...; hai325 FPGA/CPLD

STM32 timer triggers ADC to collect data and send it to the host computer: Now our school requires writing a program to realize the timer triggering ADC to collect data and send it to the host computer for drawing I set up a six-byte DMA buffer to store the data collected by...; tangjc2001 stm32/stm8

[RVB2601 Creative Application Development] Recording Box: Recording Box1. Project BackgroundThe purpose of this work is to make a simple recording box to record the coughing sound of patients at night, analyze the coughing sound with a certain algorithm, and...; onoff XuanTie RISC-V Activity Zone

Harbin Engineering University 1999 Digital and Analog Circuits Postgraduate Entrance Examination Questions: Harbin Engineering University 1999 Digital and Analog Circuits Postgraduate Entrance Examination Questions...; fighting Analog electronics

Discussing STM32H750 Part 4 (Briefly Talking about CANFD Part 1): It's been a long time since I posted. The EE editor has just been changed, and it is indeed more comfortable to read than before. The EE administrator has indeed made a lot of efforts to facilitate th...; RCSN stm32/stm8

Popular Components