2545 views|0 replies

1455

Posts

1

Resources
The OP
 

[LPC8N04 Evaluation] Restoration of the download function of LPC8N04 [Copy link]

This post was last edited by jinglixixi on 2018-7-22 19:23
During the use of the LPC8N04 development board, the use of GPIO often leads to the loss of the download function. If the download function cannot be restored, it means that the development board is abandoned. How to restore the download function in this case? Choosing the appropriate J-Link will help solve the problem. During the exploration process, we purchased three types of J-Link OB debuggers, as shown in Figure 1. The first to fail was the one with only 4 pins, because it lacked the control signals required by the LPC8N04 development board. So would the one with 8 pins be okay? , sans-serif]After actual testing, the last one is feasible, as shown in Figure2 Figure2 Available combinations
The pin configuration of the debugger is:
1-- RST 5--3V3
2--SWO 6--CLK
3--TX 7--SWD4--RX 8--GNDWhen in use, there is no need to useTXandRXpins, and other pins can be directly connected to sans-serif]The corresponding pin connections of the LPC8N04development board,and change the development board fromLED to SWD mode. Figure 3 Change from LED to SWD
In order to enable the debugger to erase and write the LPC8N04 development board, you need to download and install the corresponding version of J-Flash software. The version I use is SEGGER J-Flash V6.14a.
After installation, its interface is shown in Figure 4. Before erasing, the corresponding settings need to be made. The steps are as follows:
1) Create a new project, and then set the debugger type to USB and Device0 as shown in Figure 5.
2) Set the debugger mode to SWD type and Auto Selection as shown in Figure 6.
3) Set the chip type as shown in Figure 7. Since LPC8N04 is not provided in the chip, the similar NXPLPC824M201 is selected as a substitute.
4) Set the flash erasing algorithm as shown in Figure 8, and the settings of other parameters are shown in Figure 9. Figure 4 SEGGER J-Flash interface Figure 5 Select debugger type Figure 6 Set debugger mode Figure 7 Set chip type SettingsFlashAlgorithm Figure 9 Other parameter settings
After setting the parameters, first connect the development board to the debugger, and then use the USB cable to connect the debugger to the computer to perform the erase and write process. The specific steps are as follows: 1) Perform communication connection as shown in Figure 10. After successful connection, it will be shown in Figure 11. 2) Select the erase and write process as shown in Figure 12. The erase project is shown in Figure 13. Due to the difference between the chip names during setting, the error prompt shown in Figure 14 will appear after erasing. Figure10 Making communication connection Figure11 Complete connection Figure12 Erasing the Chip Figure13 Write and Erase Process Figure14 Error prompt When a download exception occurs, the status presented in KEIL is as shown in Figure 15. After erasing, as shown in Figure 16, it can be seen that the communication and download functions are restored. Picture15 Communication failed Picture16 Communication restored This content was created by EEWORLD forum user jinglixixi. If you need to reprint or use it for commercial purposes, you must obtain the author's consent and indicate the source5pt]Resume communication This content is originally created by EEWORLD forum user jinglixixi. If you want to reprint or use it for commercial purposes, you must obtain the author's consent and indicate the source5pt]Resume communication This content is originally created by EEWORLD forum user jinglixixi. If you want to reprint or use it for commercial purposes, you must obtain the author's consent and indicate the source5pt]Figure 9 Other parameter settings
After setting the parameters, first connect the development board and the debugger, and then use the USB cable to connect the debugger to the computer to perform the erase process. The specific steps are as follows:
1) Perform communication connection as shown in Figure 10, and after the connection is successful, it will be shown in Figure 11.
2) Select the erase process as shown in Figure 12, and the erase project will be shown in Figure 13. Due to the difference between the chip names during the setting, the error prompt in Figure 14 will appear after erasing.
Figure10 Making communication connection Figure11 Complete connection Figure12 Erasing the Chip Figure13 Write and Erase Process Figure14 Error prompt When a download exception occurs, the status presented in KEIL is as shown in Figure 15. After erasing, as shown in Figure 16, it can be seen that the communication and download functions are restored. Picture15 Communication failed Picture16 Communication restored This content was created by EEWORLD forum user jinglixixi. If you need to reprint or use it for commercial purposes, you must obtain the author's consent and indicate the source5pt]Figure 9 Other parameter settings
After setting the parameters, first connect the development board and the debugger, and then use the USB cable to connect the debugger to the computer to perform the erase process. The specific steps are as follows:
1) Perform communication connection as shown in Figure 10, and after the connection is successful, it will be shown in Figure 11.
2) Select the erase process as shown in Figure 12, and the erase project will be shown in Figure 13. Due to the difference between the chip names during the setting, the error prompt in Figure 14 will appear after erasing.
Figure10 Making communication connection Figure11 Complete connection Figure12 Erasing the Chip Figure13 Write and Erase Process Figure14 Error prompt When a download exception occurs, the status presented in KEIL is as shown in Figure 15. After erasing, as shown in Figure 16, it can be seen that the communication and download functions are restored. Picture15 Communication failed Picture16 Communication restored This content was created by EEWORLD forum user jinglixixi. If you need to reprint or use it for commercial purposes, you must obtain the author's consent and indicate the source5pt] When a download anomaly occurs, the status presented in KEIL is shown in FIG15 . After erasing, as shown in FIG16 , it can be seen that the communication and download functions are restored. Picture15 Communication failed Picture16 Communication restored This content was created by EEWORLD forum user jinglixixi. If you need to reprint or use it for commercial purposes, you must obtain the author's consent and indicate the source5pt] When a download anomaly occurs, the status presented in KEIL is shown in FIG15 . After erasing, as shown in FIG16 , it can be seen that the communication and download functions are restored. Picture15 Communication failed Picture16 Communication restored This content was created by EEWORLD forum user jinglixixi. If you need to reprint or use it for commercial purposes, you must obtain the author's consent and indicate the source



1.jpg (26.01 KB, downloads: 0)

1.jpg

4.jpg (57.76 KB, downloads: 0)

4.jpg

5.jpg (35.26 KB, downloads: 0)

5.jpg

6.jpg (21.6 KB, downloads: 0)

6.jpg

7.jpg (35.65 KB, downloads: 0)

7.jpg

8.jpg (40.6 KB, downloads: 0)

8.jpg
This post is from NXP MCU
 

Just looking around
Find a datasheet?

EEWorld Datasheet Technical Support

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
快速回复 返回顶部 Return list