1560 views|0 replies

2015

Posts

0

Resources
The OP
 

Simulation Design of Video Acquisition System Based on DSP [Copy link]

Digital image processing technology has been widely used in the field of electronic communication and information processing. It is of great practical significance to design a video signal acquisition circuit that is flexible in function, easy to use, and easy to embed into the system. When studying the video surveillance system based on DSP, considering the specific requirements of high-speed real-time processing and practicality, it is necessary to develop a video image signal acquisition system with the characteristics of high speed and high integration. For this purpose, the system uses a dedicated video decoding chip and a complex programmable logic device (CPLD) to form the front-end image acquisition part. The design uses a dedicated video decoding chip, CPLD devices as control units and peripheral interfaces, and FIFO as a cache structure, which can effectively realize the high-speed parallel acquisition and reading of video signals. It has the advantages of simple overall circuit, high reliability, high integration, and convenient interface. It can be applied to various video signal processing systems without changing the hardware circuit. The original very complex circuit design has been greatly simplified, and the original pure hardware design has been transformed into a mixed design of software and hardware, making the design of the entire system more flexible. 1 System hardware platform structure The system platform hardware structure is shown in Figure 1. The whole system is divided into two parts, namely the image acquisition system and the DSP-based main system. The former is a high-speed video acquisition system based on the SAA7110A/SAA7110 video decoding chip, which uses the complex programmable logic chip CPLD to achieve precise sampling; the latter is a general digital signal processing system, which mainly includes: 64K WORD program memory, 64K WORD data memory, DSP, clock generation circuit, serial interface and corresponding level conversion circuit, etc. 基于DSP的视频采集系统仿真设计.pdf (131.7 KB, downloads: 2)

This post is from DSP and ARM Processors
 

Find a datasheet?

EEWorld Datasheet Technical Support

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
快速回复 返回顶部 Return list