2420 views|0 replies

9717

Posts

24

Resources
The OP
 

The problem that the PS side does not close the cache when ZYNQ debugs DDR [Copy link]

The PL side writes data to DDR via AXI-FULL. The PS side cannot see the data changes using the memory monitoring window. However, when the scroll bar is scrolled down, the data updated by the PL side will be displayed again, and the data displayed in the memory monitoring window is gray (Figure 1).

Later, I found that it was because the cache was turned on on the PS side. After turning off the cache using Xil_DCacheDisable();, the data was normal (Figure 2).

This post is from FPGA/CPLD
Personal signature虾扯蛋,蛋扯虾,虾扯蛋扯虾
 

Just looking around
Find a datasheet?

EEWorld Datasheet Technical Support

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
快速回复 返回顶部 Return list