Training

Location:Training / Hot Applications / Industrial Control / Intelligent Control Cai Zixing, Central South University / Nervous control system (1)

You can log in to your eeworld account to continue watching：
Nervous control system (1)
Login

Duration：37 minutes and 19 seconds
Date：2018/02/27

Uploader：通通

Introduction

keywords： intelligent control Expert Control fuzzy control evolutionary control Immune control hierarchical control Neural Control

Chapter 1: Introduction to Intelligent Control
Chapter 2: Hierarchical Control System
Chapter 3: Expert Control System
Chapter 4: Fuzzy Control System
Chapter 5: Neural Control
Chapter 6: Learning Control System
Chapter 7: Evolutionary Control and Immunity Control
Chapter 8: Composite Intelligent Control
Chapter 9: Other Intelligent Control
Chapter 10: Outlook for Intelligent Control

You Might Like

Recommended Posts

Question: The problem of unstable sampling on the rising edge of the clock: A very simple code written in Verilog, roughly: reg[1:0] q; //q is the data generated by calling the IP core fifo, the default is reg type output assign data_out={{4{q[0]}},{4{q[1]}}}; //data_out is t; xyw FPGA/CPLD

Live broadcast is about to begin: Fluke Test and Measurement Frontier Technology Exchange Conference Electrical Special Session: [align=left][font=微软雅黑][size=3]The live broadcast of the electrical special session of the Fluke Test and Measurement Frontier Technology Exchange Conference is about to begin. You are invited to part; eric_wang Test/Measurement

Micro 89S51/52ISP circuit diagram for learning: For the original text, please see [url=https://en.eeworld.com/bbs/thread-72986-1-1.html]https://en.eeworld.com/bbs/thread-72986-1-1.html[/url]; xu__changhua 51mcu

Newbie help ucos source code source did not find three files: [i=s]This post was last edited by ldh3816002 on 2016-10-6 18:31[/i] [color=#252525]I downloaded a 2.4M source package of ucosii version 2.91, and after decompressing it, I only saw a source folder. Af; ldh3816002 Real-time operating system RTOS

What Ceddie said - the nerve center of RFID technology - middleware: RFID is one of the top ten strategic technologies that enterprises are recommended to consider introducing in 2005, and middleware can be called the core of RFID operation because it can accelerate th; JasonYoo RF/Wirelessly

In FPGA design, timing is everything: When your FPGA design fails to meet timing, the reason may not be obvious. The solution depends not only on using FPGA implementation tools to optimize the design to meet timing requirements, but also; fish001 Microcontroller MCU

Recommended Content

Hot VideosMore

Hot ArticlesMore

Circuit

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函

京公网安备 11010802033920号