IC back-end design-EEWORLD Training

Profile

Aixinren IC back-end design open class, an overall view of digital IC back-end design technology

Chapters

Chapter 1：Overall view of digital IC back-end design technology (theory 1) (1 hours and 33 minutes and 35 seconds)
Chapter 2：Overall view of digital IC back-end design technology (Theory 2) (1 hours and 15 minutes and 51 seconds)
Chapter 3：Overall view of digital IC back-end design technology (Practice 1) (44 minutes and 48 seconds)
Chapter 4：Overall view of digital IC back-end design technology (Practice 2) (50 minutes and 22 seconds)
Chapter 5：Overall view of digital IC back-end design technology (Practice 3) (47 minutes and 42 seconds)
Chapter 6：Overall view of digital IC back-end design technology (Practice 4) (56 minutes and 24 seconds)

Unfold

Recommended Posts

A few questions about 4G signal indicators. In what range are these values considered good signal quality? In addition, some experts have suggested directly...: A few questions about 4G signal indicators. In what range are these values considered good signal quality? In addition, some experts suggested that we just read the ECL value, 0 is the best and 2 is t; QWE4562009 RF/Wirelessly

Chip company recruitment: power hardware engineer: Position: Power supply hardware engineer Responsibilities:1. Develop power hardware solutions based on the company's chip products, such as LED driver power supply, DCDC isolation power supply, etc.2.; 电焊工跨界 Recruitment

C6000 DSP code online compilation problem: The performance of ARM processors is increasing day by day, and in many application systems, there are ARM+DSP solutions. This article proposes a new idea to use ARM to compile DSP code online, downlo; Jacktang DSP and ARM Processors

Research on the information performance advantages of Suruide in-vehicle Ethernet hardware and applications: The development of vehicle communication technology has evolved from serial communication to industrial bus and then to bus network. With the increase of vehicle electronic control and information dev; suruide Automotive Electronics

[Synopsys IP Resources] Prototyping as a Service (PaaS): Breaking through chip design process bottlenecks and simplifying the path to innovation: The success of tape-out is undoubtedly the common goal of all chip developers, otherwise the time-consuming and long-lasting efforts and the high costs of tape-out will be wasted. FPGA-based prototype; arui1999 Integrated technical exchanges

[Xianji HPM6750 Review] + Environment Setup Test: In the previous article, we introduced the relevant performance after unpacking. In this article, we use two routines to complete the initial development test.First, we unzip the SDK. There are some c; 流行科技 Domestic Chip Exchange