zip

XAPP854-Digital Phase-Locked Loop (DPLL) Reference Design

  • 2013-06-20
  • 598.39KB
  • Points it Requires : 2

 XAPP854-数字锁相环(DPLL)参考设计 Many applications require a clock signal to be synchronous, phase-locked, or derived fromanother signal, such as a data signal or another clock. This type of clock circuit is important in

many communications or audio video applications to keep data synchronized. In a digitalFPGA-based system, this function often uses external mixed-signal ICs, which add additionalcost, power, and complexity to the system. This application note and reference design providea digital phase-locked loop (DPLL) solution that utilizes spare resources in a Virtex™-4 FPGAand requires minimal external components. The performance of the DPLL is superior to mostintegrated mixed-signal solutions. The DPLL design can be used in many different applications,including jitter reduction PLLs, clock multiplier PLLs, clock recovery PLLs, and clockgenerators.

unfold

You Might Like

Uploader
雪人001
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×