zip

Research on SystemC Modeling of Network-on-Chip

  • 2013-09-23
  • 1.29MB
  • Points it Requires : 2

Research on SystemC Modeling of Network on Chip In order to realize the hardware-software co-design and improve the simulation speed, a modeling method of SystemC language is adopted. Through the research on the architecture of network on chip, a modeling scheme of network on chip is proposed, and the SystemC modeling design of a mesh structure is completed. The model can use the same test platform at the system level and register transfer level, and has the characteristics of fast simulation speed, which meets the design requirements.

unfold

You Might Like

Uploader
雪人001
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×