Abstract: This paper discusses the optimization of digital system design based on FPGA/CPLD, including area optimization, speed optimization and their relationship. Two methods of area optimization are given through examples: resource sharing method and serialization method in circuit structure. Three design principles of speed optimization are proposed: pipeline design method, register balancing method and critical path method. [Author Abstract]
You Might Like
Recommended ContentMore
Open source project More
Popular Components
Searched by Users
Just Take a LookMore
Trending Downloads
Trending ArticlesMore