Contents of xapp253.zip file contains verilog source files *top.v* is the source file for DDR SDRAM controller *tb_top.v* is the source file for testbench *define.v* contains variable definitions *mt46v4m16.v* is the simulation model of 64MB DDR SDRAM from Micron*top.ucf* is the user constraint file to be specified during Place and Route. This contains the constraints for 133MHz implementation
You Might Like
Recommended ContentMore
Open source project More
Popular Components
Searched by Users
Just Take a LookMore
Trending Downloads
Trending ArticlesMore