This paper presents the design of a low-power CMOS current-frequency (I–F) Analog–Digital Converter.
The ADC is designed for implantable blood-glucose monitoring. This current frequency ADC uses nArange of input currents to set and compare voltage oscillations against a self-produced reference to resolve0–32nA with an accuracy of 5-bits at a 225MHz sampling rate. The comparator used is a dynamic latchcomparator and the output is fetched from a 5-bit counter. This is designed in 180nm CMOS technologywith a supply of 1.8V, it operating voltage taken here is 0.0- 1.8V with power consumption of 12.3nW usingCadence tools.
You Might Like
Recommended ContentMore
Open source project More
Popular Components
Searched by Users
Just Take a LookMore
Trending Downloads
Trending ArticlesMore