null

Design and implementation of high-speed data acquisition and storage system based on FPGA

  • 2015-08-24
  • 325.21KB
  • Points it Requires : 2

In order to improve the data acquisition rate and storage capacity during storage testing, a high-speed data acquisition and storage system based on FPGA is designed. The system uses high-performance FPGA as the control core, combines high-speed AD conversion chip and large-capacity FLASH memory to complete data acquisition and storage; key technologies such as AD logic control and cache module are introduced in detail. The test results show that the system can achieve a maximum sampling rate of 1.7 MS/s, which can well realize data acquisition and data storage functions, and has a good operating effect.

unfold

You Might Like

Uploader
tearlxl
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×