`timescale 1ns/1psmodule mydds( DATA, //frequency control word WE_F, //frequency control word write enable CLKP, //clock CE, //DDS enable ACLR, //reset SINE, //positive scintillation signal output COSINE //residual scintillation signal output); input [31 : 0] DATA; input WE_F; input CLKP; input CE; input ACLR; output [15 : 0] SINE; output [15 : 0] COSINE;
You Might Like
Recommended ContentMore
Open source project More
Popular Components
Searched by Users
Just Take a LookMore
Trending Downloads
Trending ArticlesMore