pdf

FPGA Simulation Implementation of Polyphase Filter Bank Channelized Receiver

  • 2013-09-22
  • 205.66KB
  • Points it Requires : 2

FPGA Simulation Implementation of Polyphase Filter Bank Channelized Receiver Zhao Wei, Wang Jing, Li Weiwei (School of Information Engineering, Dalian Maritime University, Dalian, Liaoning 116026) Abstract: The channelized receiver theory in software radio theory has unique advantages in extracting multiple signals simultaneously and reducing the sampling rate. It is not only conducive to subsequent processing, but also can realize full probability reception of the working frequency band. Based on this theory, this paper uses ALTERA\'s DSP development tool dspbuilder to implement a four-channel channelized receiver on a field programmable gate array (FPGA), achieving good performance. Keywords: Polyphase filter bank Channelized field programmable gate array

unfold

You Might Like

Uploader
solarelec
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×