zip

WP362 - Achieving repeatable results with design saving

  • 2014-03-05
  • 363.07KB
  • Points it Requires : 2

    FPGA designs are no longer just \"glue logic\" as they were in the past, as they become more complex each year, often integrating challenging IP cores such as PCI Express® cores. Complex modules in new designs will have difficulty meeting QoR (quality of result) requirements even if they are not changed. Preserving the timing of these modules is time-consuming, headache-inducing, and often futile. The design preservation flow can help customers solve this problem by allowing them to meet the timing requirements of key modules in the design and reuse the results in the future, significantly reducing the number of runs during the timing convergence process.

unfold

You Might Like

Uploader
sinceyoulove
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×