pdf

Design of a 12-bit 1MSPs SAR ADC

  • 2020-12-25
  • 740.61KB
  • Points it Requires : 1

A 12-bit low-power successive approximation analog-to-digital converter with a typical sampling speed of 1 MSPs is designed to work under a single power supply voltage of 5 V. The D/A converter in the design adopts a charge distributed structure with a capacitor voltage divider, which greatly saves the chip area while expanding the resolution of the parallel D/A converter. The built-in 3.3 V reference voltage source adopts a self-biased power supply mode, which improves the accuracy of the reference voltage and reduces power consumption. The cadence spectre tool is used for simulation, and the post-simulation results show that the designed D/A converter and the 3.3 V reference source meet the requirements of 12-bit A/D conversion, and the successive approximation A/D converter can work normally.

unfold

You Might Like

Uploader
sigma
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×