This paper designs a PLL for zero-delay clock buffer, adopts a charge pump with simple structure and low mismatch, and elaborates on a differential voltage-controlled oscillator with strong noise suppression. Using CSMC 0.5μm N-well CMOS process, under 3.3V power supply voltage, the operating frequency range of the PLL is 10MHz-140MHz, the cycle-to-cycle jitter is 45ps@50MHz, the power consumption is 4.8mW, and the chip area is 1.2μm×1.7μm.
You Might Like
Recommended ContentMore
Open source project More
Popular Components
Searched by Users
Just Take a LookMore
Trending Downloads
Trending ArticlesMore