pdf

PLL Design for Zero Delay Buffer

  • 2013-09-22
  • 246.27KB
  • Points it Requires : 1

This paper designs a PLL for zero-delay clock buffer, adopts a charge pump with simple structure and low mismatch, and elaborates on a differential voltage-controlled oscillator with strong noise suppression. Using CSMC 0.5μm N-well CMOS process, under 3.3V power supply voltage, the operating frequency range of the PLL is 10MHz-140MHz, the cycle-to-cycle jitter is 45ps@50MHz, the power consumption is 4.8mW, and the chip area is 1.2μm×1.7μm.

unfold

You Might Like

Uploader
nkyqsl
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×