pdf

Comparison of Timing Parameters of PC100 Synchronous Dynamic RAM and JEDEC Standard

  • 2013-09-22
  • 31.91KB
  • Points it Requires : 2

The 100MHz SDRAM was designed to improvememory bandwidth. It synchronizes the internaloperation of the DRAM to a system clock to achievehigher memory bandwidth per pin by pipelining internaloperations. It includes multiple independentmemory banks to allow the user to hide access andprecharge latency, provided that the system canping-pong between the banks when a new row isopened or closed. This device improves noiseimmunity to input receivers by essentially ignoringthe input pins completely, except during a narrowsetup and hold window around the rising edge of thesystem clock. The device includes a mode registerto allow the user to optimize the pipeline length ofthe device in order to minimize the read to outputdelay based on the users operating clock frequency.A self refresh mode which was normally offered onmore expensive low power EDO devices, is providedas standard equipment.

unfold

You Might Like

Uploader
nkyqsl
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×