40163------4-bit binary synchronous counter (with preset terminal, synchronous clear)Brief description: 40163 is a 4-bit programmable counter, reset in synchronous mode, when /CLEAR is low level, the four output terminals are set to low level at the next CLOCK rising edge, when /LOAD is low level, the counter is invalid, so that the output terminal is consistent with the set data at the next clock pulse, and it has nothing to do with the state of the PE and TE input terminals. The N-bit synchronous cascade counter can be realized by the carry lookahead circuit, and no external control is required. This function is completed by two count control input terminals and carry output terminals. When the PE and TE input terminals are both high level, the count is valid. When the count exceeds \"15\", the carry output terminal CARRY OUT (CO) generates a positive output pulse, and its pulse width is approximately equal to the positive width of Q1 output. This positive overflow carry pulse can make the next cascade circuit valid. Whether the clock is high or low level, the logic conversion of PE or TE output can be realized.
You Might Like
Recommended ContentMore
Live replay: Keysight's small probes, big knowledge, don't let the probes drag down your test results!
Control System Simulation and CAD
MIT 6.622 Power Electronics
Live playback: Wireless networking solution based on Infineon AIROC™ CYW20829 low-power Bluetooth chip
Live replay: ADI & WT·World Health MCU Pain Point Exploration Season: MCU application problems are solved with all our strength!
Open source project More
Popular Components
Searched by Users
Just Take a LookMore
Trending Downloads
Trending ArticlesMore
EEWorld
subscription
account
EEWorld
service
account
Automotive
development
circle
About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Room 1530, 15th Floor, Building B,
No.18 Zhongguancun Street,
Haidian District,
Beijing, Postal Code: 100190
China
Telephone: 008610 8235 0740
京公网安备 11010802033920号
