rar

Modern digital system design method based on CPLD device

  • 2014-03-05
  • 67.78KB
  • Points it Requires : 2

Abstract: This paper introduces a digital clock circuit designed using CPLD chip. The system adopts top-down hierarchical modular design to construct the circuit, which represents the development trend of BDA. The paper introduces the schematic design input method and design process in detail with examples.    

unfold

You Might Like

Uploader
csdn_can
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×