pdf

Establishment of 64-bit CPU Verification Platform Based on FPGA

  • 2014-03-05
  • 2.42MB
  • Points it Requires : 1

In modern IC design, as the design scale expands and the complexity grows, verification becomes one of the most severe challenges. In modern ASIC design, it is difficult to use a single verification method to effectively verify complex chips. In order to reduce design errors to an acceptable minimum, a series of verification methods and tools need to be combined. In the design process of 64-bit fully customized embedded CPU, a variety of verification technologies and methods are used, and FPGA verification is used as an important supplement to ASIC verification to enhance the reliability of design correctness. The paper first introduces the structure of 64-bit CPU, combined with the selected Xilinx Virtex

unfold

You Might Like

Uploader
crazyjackson
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×