pdf

Development and application of through silicon via interconnection technology

  • 2013-09-17
  • 319.21KB
  • Points it Requires : 2

Development and Application of Through Silicon Via Interconnection Technology Feng Guoqiang Cai Jian Wang Shuidi (Institute of Microelectronics, Tsinghua University, Beijing 100084, China) Abstract: With the development of three-dimensional stacked packaging, MEMS packaging, vertical integrated sensor arrays, and table MOS power device flip-chip technology, through silicon via interconnection technology is receiving more and more attention and research. This paper describes several through silicon via interconnection manufacturing methods and their applications. Finally, the research status and challenges of several key technologies in through silicon via interconnection are further explained. Keywords: through silicon via interconnection; three-dimensional packaging; MEMS packaging

unfold

You Might Like

Uploader
crazyjackson
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×