The Vivado design suite includes a highly integrated design environment and a new generation of system-to-IC level tools, all of which are based on a shared, scalable data model and a common debugging environment. This is also an open environment based on AMBA AXI4 interconnect specifications, IP-XACT IP packaging metadata, tool command language (TCL), Synopsys system constraints (SDC), etc., which helps to tailor the design process to customer needs and comply with industry standards. The Vivado tools built by Xilinx combine various programmable technologies and can be expanded to achieve designs of up to 100 million equivalent ASIC gates.
You Might Like
Recommended ContentMore
Open source project More
Popular Components
Searched by Users
Just Take a LookMore
Trending Downloads
Trending ArticlesMore