Implement open-drain output parallel port, support 3.3V or 5V, support FPGA PS configuration function. 8-bit configuration data automatically shifts output, input clock 24MHz, generates 1MHz configuration clock. 8-bit CPU data bus interface, 11-bit address bus. Support IO set clear function.
You Might Like
Recommended ContentMore
Open source project More
Popular Components
Searched by Users
Just Take a LookMore
Trending Downloads
Trending ArticlesMore