E2O0011-27-X2
¡ Semiconductor
MSM80C88A-10RS/GS/JS
¡ Semiconductor
8-Bit CMOS MICROPROCESSOR
This version: Jan. 1998
MSM80C88A-10RS/GS/JS
Previous version: Aug. 1996
GENERAL DESCRIPTION
The MSM80C88A-10 is internal 16-bit CPUs with 8-bit interface implemented in Silicon Gate
CMOS technology. It is designed with the same processing speed as the NMOS8088-1, but with
considerably less power consumption.
The processor has attributes of both 8 and 16-bit microprocessor. It is directly compatible with
MSM80C86A-10 software and MSM80C85AH hardware and peripherals.
FEATURES
• 8-Bit Data Bus interface
• 16-Bit Internal Architecture
• 1 Mbyte Direct Addressable Memory Space
• Software Compatible with MSM80C86A-10
• Internal 14-Word by 16-bit Register Set
• 24-Operand Addressing Modes
• Bit, Byte, Word and String Operations
• 8 and 16-bit Signed and Unsigned Arithmetic Operation
• From DC to 10 MHz Clock Rate (Note)
• Low Power Dissipation (10mA/MHz)
• Bus Hold Circuitry Eliminated Pull-Up Resistors
• 40-pin Plastic DIP (DIP 40-P-600-2.54): (Product name: MSM80C88A-10RS)
• 44-pin Plastic QFJ (QFJ44-P-S650-1.27): (Product name: MSM80C88A-10JS)
• 56-pin Plastic QFP (QFP56-P-1519-1.00-K): (Product name: MSM80C88A-10GS-K)
(Note) 10 MHz Spec. is not compatible with Intel 8088-1 spec.
1/37
¡ Semiconductor
MSM80C88A-10RS/GS/JS
DC CHARACTERISTICS
(V
CC
= 4.5 to 5.5 V, Ta = –40°C to +85°C)
Parameter
"L" Output Voltage
"H" Output Voltage
Input Leak Current
Output Leak Current
Input Leakage Current
(Bus Hold Low)
Input Leakage Current
(Bus Hold High
Bus Hold Low Overdrive
Bus Hold High Overdrive
Operating Power
Supply Current
Standby Power
Current
Input Capacitance
Output Capacitance
I/O Capacitance
Symbol
V
OL
V
OH
I
LI
I
LO
I
BHL
I
BHH
I
BHLO
I
BHHO
I
CCS
Min.
—
3.0
V
CC
–0.4
–1.0
–10
50
–50
—
—
—
Typ.
—
—
—
—
—
—
—
—
—
Max.
0.4
—
+1.0
+10
400
–400
600
–600
10
Unit
V
V
mA
mA
mA
mA
mA
mA
mA/MHz
Conditions
I
OL
= 2.5 mA
I
OH
= –2.5 mA
I
OH
= –100
mA
0
£
V
IN
£
V
CC
V
O
= V
CC
or GND
V
IN
= 0.8 V
*3
V
IN
= 3.0 V
*4
*5
*6
V
IL
= GND
V
IH
= V
CC
V
IN
= V
CC
or GND
Outputs Unloaded
CLK = GND or V
CC
*7
*7
*7
I
CC
C
IN
C
OUT
C
I/O
—
—
—
—
—
—
—
—
500
10
15
20
mA
pF
pF
pF
*3 Test conditions are to lower V
IN
to GND and then raise V
IN
to 0.8 V on pins 2-16, and 35-39.
*4 Test conditions are to raise V
IN
to V
CC
and then lower V
IN
to 3.0 V on pins 2-16, 26-32, and 34-
39.
*5 An external driver must source at least I
BHLO
to switch this node from LOW to HIGH.
*6 An external driver must sink at least I
BHHO
to switch this node from HIGH to LOW.
*7 Test Conditions: a) Freq = 1 MHz.
b) Ummeasured Pins at GND.
c) V
IN
at 5.0 V or GND.
5/37