206072 datasheet, PDF - EEWORLD Datasheet

206072: DescriptionCard Edge Connector, Female, Right Angle; Straight, Solder; Wire Wrap Terminal; CategoryThe connector The connector; File Size202KB，2 Pages; ManufacturerAVX

Download Datasheet Parametric Compare View All

206072 Overview

Card Edge Connector, Female, Right Angle; Straight, Solder; Wire Wrap Terminal

Parameter Name	Attribute value
Reach Compliance Code	compliant
Other features	POLARIZED, MAX CONTACTS (SERIES)=178, MAX ROWS (SERIES)=2
Connector type	CARD EDGE CONNECTOR
Contact point gender	FEMALE
DIN compliance	NO
Filter function	NO
IEC compliance	NO
MIL compliance	NO
Manufacturer's serial number	6072
Mixed contacts	NO
Installation method	RIGHT ANGLE; STRAIGHT
Installation type	BOARD
Options	GENERAL PURPOSE
Terminal pitch	2.54 mm
Termination type	SOLDER; WIRE WRAP
UL Flammability Code	94V-0
Base Number Matches	1

	206072
Description	Card Edge Connector, Female, Right Angle; Straight, Solder; Wire Wrap Terminal
Reach Compliance Code	compliant
Other features	POLARIZED, MAX CONTACTS (SERIES)=178, MAX ROWS (SERIES)=2
Connector type	CARD EDGE CONNECTOR
Contact point gender	FEMALE
DIN compliance	NO
Filter function	NO
IEC compliance	NO
MIL compliance	NO
Manufacturer's serial number	6072
Mixed contacts	NO
Installation method	RIGHT ANGLE; STRAIGHT
Installation type	BOARD
Options	GENERAL PURPOSE
Terminal pitch	2.54 mm
Termination type	SOLDER; WIRE WRAP
UL Flammability Code	94V-0
Base Number Matches	1

Help with the new book "Real-Time Systems Development with RTEMS and Multicore Processors": Help with the new book "Real-Time Systems Development with RTEMS and Multicore Processors"...; 电子人.电子人 Real-time operating system RTOS

FPGA Design Practice (Logic): FPGA Design Practice (Logic) is aimed at the vast number of FPGA/CPLD beginners. It explains FPGA/CPLD and related basic knowledge from scratch, and uses a motherboard-based learning kit that supports...; arui1999 Download Centre

SIMterix-Simplies~4~ Verilog: In the case of mixed integer and analog systems, simulation can only simulate Verilog or analog. If the digital part has only output, it is OK, just edit the voltage source and import the waveform fil...; xutong Analog electronics

[Repost] Discover Schottky diodes in life: [align=left][color=rgb(25, 25, 25)][font="]Our lives are full of technological products, such as televisions, refrigerators, computers, cars, solar street lights, etc. You have seen so many technologi...; 皇华Ameya360 Power technology

For a 4-layer board, is it possible to lay ground on all 4 layers?: I have drawn a 4-layer board. Can I lay ground on all 4 layers? From the top layer to the bottom layer, they are Signal1, GND, Power, and Signal2 respectively, but the power layer has a thick power li...; 小小金 PCB Design

6. [Learning LPC1768 library functions] Watchdog experiment: The purpose of the watchdog is to generate a reset when an error occurs in the microprocessor. When the watchdog is enabled, if the user does not feed the watchdog within the overflow period (reload t...; cxmdz NXP MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components