notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the
latest version of this device specification before relying on any published information and before placing orders for products.
Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reason-
ably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications
unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:
a.) the risk of injury or damage has been minimized;
b.) the user assume all such risks; and
c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances
Integrated Silicon Solution, Inc. — www.issi.com
Rev. A
06/13/2012
1
IS42/45S16100F, IS42VS16100F
PIN CONFIGURATIONS
50-Pin TSOP (Type II)
VDD
DQ0
DQ1
VSSQ
DQ2
DQ3
VDDQ
DQ4
DQ5
VSSQ
DQ6
DQ7
VDDQ
LDQM
WE
CAS
RAS
CS
A11
A10
A0
A1
A2
A3
VDD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
VSS
DQ15
DQ14
VSSQ
DQ13
DQ12
VDDQ
DQ11
DQ10
VSSQ
DQ9
DQ8
VDDQ
NC
UDQM
CLK
CKE
NC
A9
A8
A7
A6
A5
A4
VSS
PIN DESCRIPTIONS
A0-A11
A0-A10
A11
A0-A7
DQ0 to DQ15
CLK
CKE
CS
RAS
Address Input
Row Address Input
Bank Select Address
Column Address Input
Data DQ
System Clock Input
Clock Enable
Chip Select
Row Address Strobe Command
CAS
WE
LDQM
UDQM
VDD
VSS
VDDQ
VSSQ
NC
Column Address Strobe Command
Write Enable
Lower Bye, Input/Output Mask
Upper Bye, Input/Output Mask
Power
Ground
Power Supply for DQ Pin
Ground for DQ Pin
No Connection
2
Integrated Silicon Solution, Inc. — www.issi.com
Rev. A
06/13/2012
IS42/45S16100F, IS42VS16100F
PIN CONFIGURATION
PACKAGE CODE: B 60 BALL TF-BGA (Top View) (10.1 mm x 6.4 mm Body, 0.65 mm Ball Pitch)
1 2 3 4 5 6 7
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
PIN DESCRIPTIONS
A0-A10
A0-A7
A11
DQ0 to DQ15
CLK
CKE
CS
RAS
CAS
Row Address Input
Column Address Input
Bank Select Address
Data I/O
System Clock Input
Clock Enable
Chip Select
Row Address Strobe Command
Column Address Strobe Command
WE
LDQM, UDQM
V
dd
Vss
V
ddq
Vss
q
NC
Write Enable
x16 Input/Output Mask
Power
Ground
Power Supply for I/O Pin
Ground for I/O Pin
No Connection
VSS DQ15
DQ14 VSSQ
DQ13 VDDQ
DQ12 DQ11
DQ10 VSSQ
DQ9 VDDQ
DQ8
NC
NC
NC
DQ0
VDD
VDDQ DQ1
VSSQ DQ2
DQ4
DQ3
VDDQ DQ5
VSSQ DQ6
NC
VDD
LDQM
RAS
NC
NC
A0
A2
A3
DQ7
NC
WE
CAS
CS
NC
A10
A1
VDD
NC UDQM
NC
CKE
A11
A8
A6
VSS
CLK
NC
A9
A7
A5
A4
Integrated Silicon Solution, Inc. — www.issi.com
Rev. A
06/13/2012
3
IS42/45S16100F, IS42VS16100F
PIN FUNCTIONS
Pin No.
20 to 24
27 to 32
Symbol
A0-A10
Type
Input Pin
Function (In Detail)
A0 to A10 are address inputs. A0-A10 are used as row address inputs during active
command input and A0-A7 as column address inputs during read or write command input.
A10 is also used to determine the precharge mode during other commands. If A10 is
LOW during precharge command, the bank selected by A11 is precharged, but if A10 is
HIGH, both banks will be precharged.
When A10 is HIGH in read or write command cycle, the precharge starts automatically
after the burst access.
These signals become part of the OP CODE during mode register set command input.
A11 is the bank selection signal. When A11 is LOW, bank 0 is selected and when high,
bank 1 is selected. This signal becomes part of the OP CODE during mode register set
command input.
CAS, in conjunction with the RAS and WE, forms the device command. See the
“Command Truth Table” item for details on device commands.
The CKE input determines whether the CLK input is enabled within the device. When is
CKE HIGH, the next rising edge of the CLK signal will be valid, and when LOW, invalid.
When CKE is LOW, the device will be in either the power-down mode, the clock suspend
mode, or the self refresh mode. The CKE is an asynchronous input.
CLK is the master clock input for this device. Except for CKE, all inputs to this device are
acquired in synchronization with the rising edge of this pin.
The CS input determines whether command input is enabled within the device.
Command input is enabled when CS is LOW, and disabled with CS is HIGH. The device
remains in the previous state when CS is HIGH.
DQ0 to DQ15 are DQ pins. DQ through these pins can be controlled in byte units
using the LDQM and UDQM pins.
LDQM and UDQM control the lower and upper bytes of the DQ buffers. In read
mode, LDQM and UDQM control the output buffer. When LDQM or UDQM is LOW, the
corresponding buffer byte is enabled, and when HIGH, disabled. The outputs go to
the HIGH impedance state when LDQM/UDQM is HIGH. This function corresponds to OE
in conventional DRAMs. In write mode, LDQM and UDQM control the input buffer. When
LDQM or UDQM is LOW, the corresponding buffer byte is enabled, and data can be
written to the device. When LDQM or UDQM is HIGH, input data is masked and cannot
be written to the device.
RAS, in conjunction with CAS and WE, forms the device command. See the “Command
Truth Table” item for details on device commands.
WE, in conjunction with RAS and CAS, forms the device command. See the “Command
2.1 Introduction to the Perf-V Development Board2.1.1Unboxing the Perf-V Development BoardThe version I bought is the Perf-V Development Board Basic Version. Let’s get straight to the point. See the f...
I have made a building block graphical Chinese programming software for the stc51 microcontroller: you can search for shenmu 51 microcontroller graphical programming software.Most of the functions hav...
When I used the STM32 ST-LINK Utility to connect to the microcontroller today, the following error message popped up:
"Can not connect to target!Please select "Connect Under Reset" mode from Target-Se...
[i=s]This post was last edited by alan000345 on 2020-3-9 14:49[/i]Zhou Pengfei said: In the 2G era, China's mobile communications development was completely a follower role, and the leading companies ...
Continue to empower the industrial ecosystem to break through and expand, leading to unlimited possibilities in the future. (September 19, 2023, Shanghai, China) As one of the world's leading compa...[Details]
Under the extreme pressure from the United States, the country has launched another major policy to promote the development of the integrated circuit industry. Recently, the State Council issued the ...[Details]
On October 20, 2021, the 2021 Shenzhen International Mini/Micro-LED Industry Chain Development Summit Forum with the theme of "Collaborative Innovation, Co-creation of Vision" was held at the Shenzhe...[Details]
2019 is a year of industrial sinking. When the population dividend and land dividend of first-tier cities are exhausted, many industries are on the road of sinking to third- and fourth-tier cities. T...[Details]
AT89S52: P0: does not contain a pull-up resistor, requires an external P1, P2, P3: Internal pull-up resistors There is a crystal oscillator on the lower left. The reset of 51 MCU is high level rese...[Details]
Recently, the Anhui Provincial Government Legal Affairs Office is soliciting public opinions on the "Anhui Provincial Public Security Video Image Information System Management Measures (Draft for...[Details]
The BMW MINI ice cream incident continues to ferment, and a crusade caused by ice cream has made the public relations of BMW Motorrad Germany (BMWG) face a formidable enemy. On April 20, the BMW Gr...[Details]
The figure shows a switching power supply application circuit composed of a W317 three-terminal adjustable positive integrated voltage regulator. In the circuit shown in the figure, the PNP tube 3AX6...[Details]
Magnachip has signed an accelerated stock repurchase agreement with JPMorgan Chase to repurchase 1 million shares of the company's stock held by the latter, valued at approximately US$37.5 million, e...[Details]
GigaDevice (stock code 603986), an industry-leading semiconductor device supplier, announced the launch of a new generation of high-speed 4-channel and 8-channel SPI NOR Flash compatible with xSPI sp...[Details]
A particle collider is a particle collision device based on a high-energy synchrotron. When the collider is running, high-energy particles collide after being accelerated inside it to achieve a cer...[Details]
Here we write an RCC configuration function to illustrate the purpose of each function, where HSE = 8MHz.
/**
* @Description Configure the clock system of STM32F407
* @param None
* @r...[Details]
NXP releases annual corporate sustainability report, highlighting progress on environmental, social responsibility and corporate governance goals
Eindhoven, the Netherlands - March 2...[Details]
The content of this article mainly focuses on the connotation, function, scale, perspective and data source of autonomous driving vehicle testing scenarios.
01. Scenario elements and sce...[Details]
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
