EEWORLDEEWORLDEEWORLD

Part Number

Search

ALD1704GPA

Description
OP-AMP, 11000 uV OFFSET-MAX, 2.1 MHz BAND WIDTH, PDIP8
CategoryAnalog mixed-signal IC    Amplifier circuit   
File Size46KB,6 Pages
ManufacturerALD [Advanced Linear Devices]
Download Datasheet Parametric View All

ALD1704GPA Overview

OP-AMP, 11000 uV OFFSET-MAX, 2.1 MHz BAND WIDTH, PDIP8

ALD1704GPA Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerALD [Advanced Linear Devices]
Parts packaging codeDIP
package instructionDIP, DIP8,.3
Contacts8
Reach Compliance Codeunknow
ECCN codeEAR99
Amplifier typeOPERATIONAL AMPLIFIER
ArchitectureVOLTAGE-FEEDBACK
Maximum average bias current (IIB)0.0003 µA
Maximum bias current (IIB) at 25C0.00003 µA
Minimum Common Mode Rejection Ratio60 dB
Nominal Common Mode Rejection Ratio83 dB
frequency compensationYES
Maximum input offset voltage11000 µV
JESD-30 codeR-PDIP-T8
JESD-609 codee0
low-biasYES
low-dissonanceNO
micropowerNO
Nominal Negative Supply Voltage (Vsup)-5 V
Number of functions1
Number of terminals8
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Encapsulate equivalent codeDIP8,.3
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
powerNO
power supply+-5 V
Programmable powerNO
Certification statusNot Qualified
Nominal slew rate5 V/us
Maximum slew rate5 mA
Supply voltage upper limit6 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Nominal Uniform Gain Bandwidth2100 kHz
Minimum voltage gain20000
broadbandNO
A
DVANCED
L
INEAR
D
EVICES,
I
NC.
ALD1704A/ALD1704B
ALD1704/ALD1704G
RAIL-TO-RAIL CMOS OPERATIONAL AMPLIFIER
GENERAL DESCRIPTION
The ALD1704 is a CMOS monolithic operational amplifier with MOSFET
input that has rail-to-rail input and output voltage ranges. The input voltage
range and output voltage range are very close to the positive and negative
power supply voltages. Typically the input voltage can be beyond positive
power supply voltage V
+
, or the negative power supply voltage V- by up to
300mV. The output voltage swings to within 60mV of either positive or
negative power supply voltages at rated load.
This device is designed as an alternative to the popular JFET input
operational amplifiers in applications where lower operating voltages, such
as 9V battery or
±3.25V
to
±6V
power supplies are being used. It offers high
slew rate of 5V/µs at low operating power of 30mW. Since the ALD1704
is designed and manufactured with Advanced Linear Devices' standard
enhanced ACMOS silicon gate CMOS process, it also offers low unit cost
and exceptional reliability.
The rail-to-rail input and output feature of the ALD1704 allows a lower
operating supply voltage for a given signal voltage range and allows
numerous analog serial stages to be implemented without losing
operating voltage margin. The output stage is designed to drive up to 10mA
into 400pF capacitive and 1.5KΩ resistive loads at unity gain and up to
4000 pF at a gain of 5. Short circuit protection to either ground or the power
supply rails is at approximately 15mA clamp current. Due to complemen-
tary output stage design, the output can both source and sink 10mA into
a load with symmetrical drive and is ideally suited for applications where
push-pull voltage drive is desired.
The offset voltage is trimmed on-chip to eliminate the need for external
nulling in many applications. For precision applications, the output is
designed to settle to 0.1% in 2µs. For large signal buffer applications, the
operational amplifier can function as an ultra high input impedance voltage
follower/buffer that allows input and output voltage swings from positive to
negative supply voltages. This feature is intended to greatly simplify
systems design and eliminate higher voltage power supplies in many
applications.
ORDERING INFORMATION
Operating Temperature Range
-55°C to +125°C
0°C to +70°C
0°C to +70°C
8-Pin
CERDIP
Package
ALD1704A DA
ALD1704B DA
ALD1704 DA
ALD1704G DA
8-Pin
Small Outline
Package (SOIC)
ALD1704A SA
ALD1704B SA
ALD1704 SA
ALD1704G SA
8-Pin
Plastic Dip
Package
ALD1704A PA
ALD1704B PA
ALD1704 PA
ALD1704G PA
FEATURES
Rail-to-rail input and output voltage ranges
5.0V/µs slew rate
Output settles to 2mV of supply rails
High capacitive load capability -- up to 4000pF
Symmetrical push-pull output drives
No frequency compensation required --
unity gain stable
Extremely low input bias currents -- 1.0pA
typical (20pAMax)
Ideal for high source impedance applications
High voltage gain -- typically 150V/mV
Output short circuit protected
Unity gain bandwidth of 2.1MHz
APPLICATIONS
Voltage amplifier
Voltage follower/buffer
Charge integrator
Photodiode amplifier
Data acquisition systems
High performance portable
instruments
Signal conditioning circuits
Low leakage amplifiers
Active filters
Sample/Hold amplifier
Picoammeter
Current to voltage converter
Coaxial cable driver
Capacitive sensor amplifier
Piezoelectric transducer amplifier
PIN CONFIGURATION
N/C
-IN
+IN
V-
1
2
3
4
TOP VIEW
DA, PA, SA PACKAGE
* N/C Pin is internally connected. Do not connect externally.
8
7
6
5
N/C
V+
OUT
N/C
* Contact factory for industrial temperature range
© 1998 Advanced Linear Devices, Inc. 415 Tasman Drive, Sunnyvale, California 94089 -1706 Tel: (408) 747-1155 Fax: (408) 747-1286 http://www.aldinc.com

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号