EEWORLDEEWORLDEEWORLD

Part Number

Search

A1405ER-200NS-B

Description
Active Delay Line, 1-Func, 5-Tap, Hybrid, CDIP8, DIP-8
Categorylogic    logic   
File Size84KB,1 Pages
ManufacturerRCD Components Inc.
Websitehttp://www.rcdcomponents.com/
Download Datasheet Parametric View All

A1405ER-200NS-B Overview

Active Delay Line, 1-Func, 5-Tap, Hybrid, CDIP8, DIP-8

A1405ER-200NS-B Parametric

Parameter NameAttribute value
Parts packaging codeDIP
package instructionDIP-8
Contacts8
Reach Compliance Codecompliant
JESD-30 codeR-CDIP-T8
JESD-609 codee0/e3
Logic integrated circuit typeACTIVE DELAY LINE
Number of functions1
Number of taps/steps5
Number of terminals8
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Encapsulate equivalent codeDIP14,.3
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
programmable delay lineNO
Prop。Delay @ Nom-Sup200 ns
Certification statusNot Qualified
Filter levelMIL-STD-883
Maximum seat height6.35 mm
Maximum supply voltage (Vsup)5.25 V
Minimum supply voltage (Vsup)4.75 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyHYBRID
Temperature levelINDUSTRIAL
Terminal surfaceTIN LEAD/MATTE TIN
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Total delay nominal (td)200 ns
width7.62 mm
Base Number Matches1
A0805 SERIES
5-TAP 8-PIN DIP
SA0805 SERIES
5-TAP 8-PIN SIP
A1405 SERIES
5-TAP 8-PIN DIP
A1410 SERIES
10-TAP 14-PIN DIP
FEATURES
!
Economical cost, prompt delivery!
!
Wide varieties of values
!
Choice of 5 or 10 equally spaced taps
!
TTL and DTL compatible
!
Operating temperature: 0°C to 70°C
!
Excellent for applications requiring high
delay stability, fast rise times and no jitter,
such as memory boards, disk drives, and
signal processing
ACTIVE (DIGITAL) DELAY LINES
RESISTORS
"
CAPS & COILS
"
DELAY LINES
Wide selection of sizes!
RCD’s digital delay lines have been designed to provide precise tap
delays with all the necessary drive and pick-off circuitry. All inputs and
outputs are schottky-type and require no additional components to achieve
specified delays. Encapsulated/molded construction ensures full com-
pliance to all applicable requirements of MIL-D-23859. Units are 100%
inspected for solder joint integrity and electrical conformance.
TEST CONDITIONS @25°C
1) Delay measured at 1.5V on leading edge only with no loads on output.
2) Rise time measured from 0.75V to 2.4V.
3) Delay will inversely vary approximately 4% for every 5% change in supply voltage.
4) Supply voltage (VCC) = 5.0±.25VDC
5) Input test pulse: 3.2V, 2nS rise time, width>40% of total delay, pulse period to be a
minimum of 3x the pulse width.
OPTIONS
!
Non-standard delay times or tolerances
!
Non-symmetrical tap delays
!
Dynamic RAM timing delay
!
Fast logic TTL available
!
Faster rise times
!
ECL, H-CMOS, and low power designs
available
!
Option T
- Measurement at both leading
and trailing edges
!
Option ER
- Ceramic IC’s screened to MIL-
STD-883, -55 to +125°C per MIL-D-83532
!
Option 39
- -40-+85°C op. temp.
Delay Per Tap
(nSec)
Total
Delay A0805
SA080 A1410
A1405
20
25
30
40
50
60
75
100
125
150
175
200
250
300
350
400
450
500
750
1000
4
5
6
8
10
12
15
20
25
30
35
40
50
60
70
80
90
100
150
200
*
*
*
*
5
6
7.5
10
12.5
15
17.5
20
25
30
35
40
45
50
75
100
TYPE A0805
(Available
20nS to 500nS)
.250
[6.35]
Max.
.018
[.457]
Typ.
.500 [12.7]
Max.
.300 .400
1
[7.62] [10.2]
Max. IN
Outputs
7 2 6 3
5
8
VCC
← →
[2.54]
Typ.
.100
.300
[7.62]
4
G
Outputs
3 4 5 6
1
VCC
2
IN
R
TYPE SA0805
(Available 20nS to 250nS)
.810 [20.6] Max.
7
.340
[8.64]
Max.
.150
[3.81]
Typ.
.020
[.51]
.180
[4.57]
Max.
.018
[.457]
Typ.
.100
[2.54]
Typ.
.010
[.254]
8
G
R
TYPE A1405
-
Economy
(20nS to 1000nS)
.120
[3.05]
Min.
TYPE A1405A
Auto Insertable Molded
(20nS to 1000nS)--
also avail. in .165” profile
TYPE A1410
(Available 50nS to 1000nS)
.280
[7.11]
Max.
.018
[.457]
Typ.
.100
[2.54]
.800 [20.3] Max.
← →
.785 [19.9] Max.
.25
[6.35]
.300
[7.62]
Max.
.150
[3.81]
Typ.
→ ←
.020±.003
[.5±.076]
.100
[2.54]
Typ.
.050 [1.27]
Typ.
.600±.010
[12.7±.254]
.280
[7.11]
.050 [1.27]
.400
[10.2]
.300
[7.62]
.800 [20.3] Max.
.400 [10.2]
Max.
.100
[2.54]
.010
[.254]
.300±.01
[7.62±.254]
12 4 10 6
8 OUT
.300±.010
[7.62±.254]
14
VCC
IN
1
G
7
.800 [20.3] Max.
.600±.010
[12.7±.254]
.300±.010
[7.62±.254]
14
VCC
1
IN
G
7
13 3 12 4 11 5 10 6 9
8 OUT
R
R
* Consult factory for availability.
ELECTRICAL CHARACTERISTICS
Total Delay Tolerance ±5% or 2nS (whichever is greater)
Tap Delay Tolerance ±5% or 2nS (whichever is greater)
Insulation Resistance
1000MΩ min.
Dielectric Strength
100V D C
Rise Time
4nS max.
P/N DESIGNATION:
RCD Type
Options:
(leave blank if standard)
ER, T, 39, or as assigned by RCD
Total Delay
Packaging:
B=bulk (standard)
A1405
- 100nS - B
RCD Components Inc.,
520 E. Industrial Park Dr., Manchester, NH, USA 03109
Tel: (603) 669-0054 Fax:(603) 669-5455 E-mail: sales@rcdcomponents.com
www.rcdcomponents.com
FA specifications subject to change without notice
IAR compilation information-size interpretation
After iar is compiled, the code and data size will appear, which usually includes three items:1. 46,689 bytes of readonly code memorycode space, which occupies flash capacity 2. 5 336 bytes of readonl...
Jacktang Microcontroller MCU
Online Circuit Simulator
Circuit Simulator is a free online circuit simulation tool that can simulate multiple functions such as gate circuits, operational amplifiers, 555, monostables, etc., dynamically display the simulatio...
dcexpert DIY/Open Source Hardware
Badge for the 2020 Open Hardware Summit
This is the badge for the upcoming Open Source Hardware Summit in New York City on March 13, 2020. Conference linkIt is a watch with multiple functions.Rigado BMD340 (nRF52840) 1.54-inch LCD screen 4 ...
dcexpert MicroPython Open Source section
Automatically exit at irregular intervals during while
Development environment: iccavr 7.22 Variable definition unsigned int plss0=0; Interrupt program: if (plss0) plss0--; Main program: while(plss0) { ; } Sometimes the program exits if plss0 is not 0! Is...
melintoto Microchip MCU
Intel Agilex M Series released! FPGA has better transmission layer efficiency and higher resource utilization
Intel AgilexM Series released! FPGA has better transmission layer efficiency and higher resource utilization Read the solution to learn more!The amount of data processed in edge computing, cloud, and ...
EEWORLD社区 Integrated technical exchanges
ETU Configuration for CPU Card Programming
1. [backcolor=white][size=4][color=#000000]Data bit width time (ETU) calculation program [/color][/size][/backcolor] [backcolor=white][size=4][color=#000000] [/color][/size][/backcolor] [backcolor=whi...
灞波儿奔 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号