887-020-556-201 datasheet, PDF

887-020-556-201: DescriptionCard Edge Connector, 20 Contact(s), 2 Row(s), Female, Right Angle, 0.156 inch Pitch, Surface Mount Terminal, Locking, Black Insulator,; CategoryThe connector The connector; File Size313KB，4 Pages; ManufacturerEDAC; Environmental Compliance

Download Datasheet Parametric View All

887-020-556-201 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	887-020-556-201	-	-	View	Buy Now

Card Edge Connector, 20 Contact(s), 2 Row(s), Female, Right Angle, 0.156 inch Pitch, Surface Mount Terminal, Locking, Black Insulator,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	145291906864
Reach Compliance Code	compliant
YTEOL	5.9
body width	0.37 inch
subject depth	0.6 inch
body length	1.87 inch
Connector type	CARD EDGE CONNECTOR
Contact completed and terminated	Tin (Sn) - with Nickel (Ni) barrier
Contact point gender	FEMALE
contact mode	RECTANGULAR
Contact resistance	10 mΩ
Contact style	BELLOWED TYPE
Dielectric withstand voltage	2545VAC V
Filter function	NO
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	POLYPHENYLENE SULFIDE
JESD-609 code	e3
Plug contact pitch	0.156 inch
Mixed contacts	NO
Installation option 1	LOCKING
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Options	GENERAL PURPOSE
PCB contact pattern	RECTANGULAR
Rated current (signal)	3 A
Guideline	UL
Terminal pitch	3.96 mm
Termination type	SURFACE MOUNT
Total number of contacts	20
UL Flammability Code	94V-0

Why Python hasn't taken off on mobile devices or in the browser: [i=s]This post was last edited by dcexpert on 2021-6-10 22:16[/i]Translated from: https://www.zdnet.com/article/python-programming-why-it-hasnt-taken-off-in-the-browser-or-mobile-according-to-its-crea...; dcexpert MicroPython Open Source section

A fully digital phase-locked loop design under large frequency deviation and low signal-to-noise ratio conditions: A fully digital phase-locked loop design under large frequency deviation and low signal-to-noise ratio conditions...; 雷北城 Altera SoC

EEWORLD University Hall ---- Learn HLS with me: Learn HLS with me : https://training.eeworld.com.cn/course/4854This series of teaching videos is led by Xilinx senior strategic application engineers to guide you from scratch, step by step to master ...; 抛砖引玉 FPGA/CPLD

[Bluesight AB32VG1 RISC-V board "meets" RTT] Run it first: I received the board yesterday. It is quite small and compact. The components are hand-soldered, the soldering is very good, and the board is very clean. The board has audio jack, SD card holder, etc....; qiangtech Domestic Chip Exchange

Qinheng PD sink protocol chip CH224K test, rant & alternative play: [i=s]This post was last edited by Buyixin on 2022-7-7 00:14[/i]Qinheng PD sink protocol chip CH224K test, rantalternative playFirst, write in front This is my first time participating in a chip promot...; 不亦心 Domestic Chip Exchange

Submit your work --- Childish posture reminder: Child posture reminderAuthor: Xu Songliang 1. Project Background ( 100-200words ) "You should sit up straight and write, or you will become nearsighted..." As a father of a nine-year-old child, I have...; xslxhn ST MEMS Sensor Creative Design Competition

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components