ZHRP0300512D datasheet, PDF - EEWORLD Datasheet

ZHRP0300512D: DescriptionDC-DC Regulated Power Supply Module, 2 Output, 3W, Hybrid, RESIN, DIP-10; CategoryPower/power management The power supply circuit; File Size153KB，2 Pages; ManufacturerNichicon; Websitehttp://www.nichicon.co.jp

Download Datasheet Parametric View All

ZHRP0300512D Overview

DC-DC Regulated Power Supply Module, 2 Output, 3W, Hybrid, RESIN, DIP-10

Parameter Name	Attribute value
Objectid	1459715368
Parts packaging code	DFM
package instruction	,
Contacts	10
Reach Compliance Code	unknown
ECCN code	EAR99
YTEOL	0
Other features	ADDITIONAL -12V OUTPUT AVAILABLE
Analog Integrated Circuits - Other Types	DC-DC REGULATED POWER SUPPLY MODULE
Maximum input voltage	7.2 V
Minimum input voltage	4.5 V
Nominal input voltage	5 V
JESD-30 code	R-PDMA-T9
Maximum load regulation	5%
Number of functions	1
Output times	2
Number of terminals	9
Maximum operating temperature	71 °C
Minimum operating temperature	-10 °C
Maximum output voltage	12.6 V
Minimum output voltage	11.4 V
Nominal output voltage	12 V
Package body material	PLASTIC/EPOXY
Package shape	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY
Certification status	Not Qualified
surface mount	NO
technology	HYBRID
Temperature level	COMMERCIAL EXTENDED
Terminal form	THROUGH-HOLE
Terminal location	DUAL
Maximum total power output	3 W
Fine-tuning/adjustable output	NO

DSP---C674x Framework Overview: 1. Overview The overall framework of TMS320C674x DSP (megamodule) includes the following subsystems: C674x floating-point/fixed-point DSP CPU First level program (L1P) memory space controller (excludi...; Aguilera DSP and ARM Processors

Basic buck and buck-boost topology issues: From school to work, I have always known about buck step-down, boost step-up, buck-boost step-up and step-down, and I also know the topology roughly. I didn't study it carefully in school, but I used ...; zhaoyanhao Switching Power Supply Study Group

C++ Qt Design Patterns 2nd Edition (Chinese/English version) + source code: "C++ Qt Design Patterns (2nd Edition)" is a classic course that has been used by Suffolk University in the United States for more than ten years. It uses the cross-platform open source software develo...; arui1999 Download Centre

【Small Home Weather Station】About RSL10 FOTA Upgrade: [i=s]This post was last edited by reayfei on 2021-7-18 23:48[/i]1. Because the program shown in the figure can only be downloaded through FOTA, and not JLINK, you must understand the FOTA method.2. Us...; reayfei onsemi and Avnet IoT Innovation Design Competition

PADS Logic View Operations: Title: PADS Logic View Operations When designing schematics, you often need to zoom in and out on the view. The [Settings] menu of PADS Logic provides basic commands for view operations. You can use t...; 凡亿教育 PCB Design

An example of implementing multiple function assignments in Verilog without using state machines and decision functions.rar: An example of implementing multiple function assignments in Verilog without using state machines and decision functions.rar...; zxopenljx EE_FPGA Learning Park

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components