CMC25233AV3E-66.660MHZ datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> CMC25233AV3E-66.660MHZ

CMC25233AV3E-66.660MHZ: DescriptionLVCMOS Output Clock Oscillator; CategoryPassive components oscillator; File Size726KB，6 Pages; ManufacturerRaltron; Websitehttp://www.raltron.com/; Environmental Compliance

Download Datasheet Parametric View All

CMC25233AV3E-66.660MHZ Overview

LVCMOS Output Clock Oscillator

CMC25233AV3E-66.660MHZ Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	7102849342
Reach Compliance Code	unknown
YTEOL	0
Other features	ENABLE/DISABLE FUNCTION; ALSO COMPATIBLE WITH HCMOS OUTPUT
Frequency Adjustment - Mechanical	NO
frequency stability	20%
Installation features	SURFACE MOUNT
Number of terminals	4
Nominal operating frequency	66.66 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVCMOS
Output load	15 pF
physical size	2.5mm x 2.0mm x 0.75mm
Maximum supply voltage	3.465 V
Minimum supply voltage	3.135 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %

Preview

Download Datasheet

View All

MEMS Standard

Frequency Oscillator

Page 1 of 6

CMC252-SERIES

■ Low Power Consumption of 3.5mA typical at 1.8V

■ 52 Standard frequencies between 3.57MHz and 77.760 MHz

■ HCMOS/ LVCMOS compatible output

■ SMD package 2.5 x 2.0 mm

ELECTRICAL SPECIFICATIONS

PARAMETER

SYMBOL

CONDITION

Min.

VALUE

Typ.

Max.

77.760

3.3

3.5

3.7

3.8

-20

-40

4.1

4.2

4.5

+70

+85

+20

+25

+50

UNIT

Frequency Range

Supply Voltage

52 standard frequencies between

3.57MHz and 77.760MHz

Vs ±5%

Vs = 1.8V,

=20MHz, no load

Vs = 2.5V,

=20MHz, no load

Vs = 2.8V,

=20MHz, no load

Vs = 3.3V,

=20MHz, no load

3.57

1.8

MHz

C

°C

ppm

Supply Current

Operating Temperature

Including First Year aging, initial

frequency tolerance at 25°C,

Frequency stability over

temperature range, supply variation,

load variation

Enable = Open or“1”(V

≥0.75Vs)

( output signal active )

Disable = GND or “0”(V

<0.25Vs )

( output high impedance, oscillator

operates )

Standby = GND or “0” V

<0.25Vs )

( output weakly pulled down,

oscillator sleep mode )

Frequency Stability

Δf/f

-20

-25

-50

0.75Vs

0.25Vs

Enable / Disable/ Standby Function

E/D/St

0.25Vs

Enable / Disable Time

E/D

=110MHz

Vs=1.8V, E/D =GND

Vs=2.5V to 3.3V, E/D =GND

Output in high impedance state

STBY=GND,Vs=1.8V

STBY=GND,Vs=2.5V

STBY=GND,Vs=2.8V to 3.3V

Output is weakly pulled down

0.2

1.1

2.1

1.3

2.5

4.3

130

4.0

4.2





Enable / Disable Current

E/D

Standby Current

Istby

Startup Time

RMS Phase Jitter

RMS Period Jitter

Peak to Peak Period Jitter

PK-PK

=75MHz,BW 900KHz to 7.5MHz

=75MHz,BW 12KHz to 20MHz

=75MHz

=75MHz,Vs=2.5 to 3.3V

=75MHz, Vs=1.8V

0.5

1.3

1.8

0.9

2.0

RALTRON ELECTRONICS



10400 N.W . 33



Miam i, Florida 33172



U.S.A.

phone: +1-305-593-6033



fax: +1-305-594-3973



e-mail: sales@raltron.com



internet: http://www.raltron.com

Recommended Resources

Arc welding machine circuit using 25kHz thyristor inverter

Electric massager circuit

Precision absolute value conversion circuit

OM390 type circuit

Comparator circuit with hysteresis (Schmitt trigger)

Computer motherboard circuit diagram 810 2_15

[A design of electronic cat's eye based on STM32F7508-DK] Unboxing post: When I received the call, I was working overtime at my desk in a daze. I was unable to receive it in time, and when I got home, I found that the package was missing. It was such a big box, it would be...; poponianhua DigiKey Technology Zone

2021 ON Semiconductor Avnet RSL10 Bluetooth SoC Development and Design Competition Third Post (Revised Routine) - No pictures, please post again: Among the development boards provided by the organizer, the RSL10-SENSE-DB-GEVK board can also be used to download routines directly:The difference from another similar board is that it has a download...; 7905 onsemi and Avnet IoT Innovation Design Competition

How to dissipate heat as a whole on the circuit board while ensuring that it is waterproof as a whole? The main reason is that the MOS tube of the patch generates the most heat and steps up and down the voltage.: How to conduct heat well for SMD MOS tubes?...; 51、32小鬼 Power technology

China's sad past: In the 1930s, Zhang Xiulun, a student from Hebei, graduated from Jiaozuo Institute of Technology, China's first mining university. As a rare talent majoring in metallurgy, he was hired by a steel mill...; eric_wang Domestic Chip Exchange

FPGA_100 Days Journey_FIFO Design: FPGA_100 Days Journey_FIFO Design...; zxopenljx EE_FPGA Learning Park

How to solve the problem that H file cannot be opened in IAR: The one used is IAR EW8051-EV-750A.Errors often occur during runtime, such as: Fatal Error[Pe005]: could not open source file "hal.h" D:\CC2430 Tester-0.6\PER-Receive\Library\cc2430\HAL\source\wait.c ...; 灞波儿奔 DSP and ARM Processors

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components