T627012.583DN datasheet, PDF - EEWORLD Datasheet

T627012.583DN: DescriptionSilicon Controlled Rectifier, 392.5A I(T)RMS, 100V V(RRM), 1 Element, T62, 3 PIN; CategoryAnalog mixed-signal IC Trigger device; File Size405KB，3 Pages; ManufacturerPOWEREX; Websitehttp://www.pwrx.com/Home.aspx

Download Datasheet Parametric View All

T627012.583DN Overview

Silicon Controlled Rectifier, 392.5A I(T)RMS, 100V V(RRM), 1 Element, T62, 3 PIN

Parameter Name	Attribute value
Objectid	1413150319
package instruction	DISK BUTTON, O-CEDB-N2
Contacts	3
Reach Compliance Code	unknown
ECCN code	EAR99
YTEOL	0
Other features	FAST
Nominal circuit commutation break time	10 µs
Configuration	SINGLE
Maximum DC gate trigger current	200 mA
JESD-30 code	O-CEDB-N2
Number of components	1
Number of terminals	2
Package body material	CERAMIC, METAL-SEALED COFIRED
Package shape	ROUND
Package form	DISK BUTTON
Certification status	Not Qualified
Maximum rms on-state current	392.5 A
Repeated peak reverse voltage	100 V
surface mount	YES
Terminal form	NO LEAD
Terminal location	END
Trigger device type	SCR

Toshiba photorelay TLP3547 small current conduction long time stability: Here, the USB power supply is set to on and off, and the device thermal stability is observed under 0.5~1A power supply [img]data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAfsAAAJrCAIAAABoZ61bAAAgAElEQ...; cwj000cwj Toshiba Photorelays TLP3547 Review

EEWORLD University ---- designing electrical systems vol 1: designing electrical systems vol 1：https://training.eeworld.com.cn/course/67781James Stallcup, Sr. has reinvented Designing Electrical Systems that catapulted him to the forefront of the electrical in...; Lemontree Analog electronics

Rice goes in and rice comes out. How is rice husked? You may not have seen it even if you have been eating it for decades!: [i=s]This post was last edited by btty038 on 2019-10-25 11:57[/i]The 2019 Nobel Prizes have been announced in the past few days. Many friends have this question: Why has Yuan Longping, who has cultiva...; btty038 Talking

[Transfer] Core Design Skills for FPGA Register Automatic Configuration: [p=30, 2, left][font=Verdana, Helvetica, Arial, sans-serif][size=14px][font=宋体][size=4]The design concept of this blog adopts Mingdeyang's simple design method. Previously, I shared design experience ...; njiggih FPGA/CPLD

Hangzhou Luger Technology is recruiting embedded development engineers (R&D managers): Job Responsibilities: 1. Responsible for carrying out design work according to product implementation plan and strictly in accordance with product development management system and process; 2. Respons...; 路格2021 Recruitment

The number of bits per byte in the stm32 ordinary serial port transmission method is different from that in the DMA serial port transmission method: The title may not be clear, so let me explain it in detail. Use an oscilloscope to observe the normal serial transmission. Each byte has a start bit, eight data bits, and two stop bits. In theory, my ...; shijizai stm32/stm8

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components