EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

5962R9664101VXC

Description
4000/14000/40000 SERIES, QUAD 2-INPUT NAND GATE, CDFP14
Categorylogic    logic   
File Size100KB,21 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Download Datasheet Parametric Compare View All

5962R9664101VXC Overview

4000/14000/40000 SERIES, QUAD 2-INPUT NAND GATE, CDFP14

5962R9664101VXC Parametric

Parameter NameAttribute value
Parts packaging codeDFP
package instructionDFP, FL14,.3
Contacts14
Reach Compliance Codeunknown
Other featuresRADIATION HARDENED
series4000/14000/40000
JESD-30 codeR-CDFP-F14
JESD-609 codee4
length9.525 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeNAND GATE
MaximumI(ol)0.00064 A
Number of functions4
Number of entries2
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDFP
Encapsulate equivalent codeFL14,.3
Package shapeRECTANGULAR
Package formFLATPACK
power supply5/15 V
Prop。Delay @ Nom-Sup513 ns
propagation delay (tpd)513 ns
Certification statusNot Qualified
Schmitt triggerYES
Filter levelMIL-PRF-38535 Class V
Maximum seat height2.92 mm
Maximum supply voltage (Vsup)18 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfaceGOLD
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
total dose100k Rad(Si) V
width6.285 mm
Base Number Matches1

5962R9664101VXC Related Products

5962R9664101VXC 5962R9664102VCC 5962R9664101V9A 5962R9664102VXC 5962R9664102V9A 5962R9664101VCC
Description 4000/14000/40000 SERIES, QUAD 2-INPUT NAND GATE, CDFP14 4000/14000/40000 SERIES, QUAD 2-INPUT NAND GATE, CDIP14 4000/14000/40000 SERIES, QUAD 2-INPUT NAND GATE, UUC14, DIE-14 4000/14000/40000 SERIES, QUAD 2-INPUT NAND GATE, CDFP14, CERAMIC, DFP-14 4000/14000/40000 SERIES, QUAD 2-INPUT NAND GATE, UUC14 4000/14000/40000 SERIES, QUAD 2-INPUT NAND GATE, CDIP14
Parts packaging code DFP DIP DIE DFP DIE DIP
package instruction DFP, FL14,.3 DIP, DIP14,.3 DIE, DIE OR CHIP DFP, FL14,.3 DIE, DIE OR CHIP DIP, DIP14,.3
Contacts 14 14 14 14 14 14
Reach Compliance Code unknown unknown unknown unknown unknown unknow
series 4000/14000/40000 4000/14000/40000 4000/14000/40000 4000/14000/40000 4000/14000/40000 4000/14000/40000
JESD-30 code R-CDFP-F14 R-CDIP-T14 R-XUUC-N14 R-CDFP-F14 R-XUUC-N14 R-CDIP-T14
JESD-609 code e4 e4 e0 e4 e0 e4
Load capacitance (CL) 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF
Logic integrated circuit type NAND GATE NAND GATE NAND GATE NAND GATE NAND GATE NAND GATE
Number of functions 4 4 4 4 4 4
Number of entries 2 2 2 2 2 2
Number of terminals 14 14 14 14 14 14
Maximum operating temperature 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C
Minimum operating temperature -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C
Package body material CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED UNSPECIFIED CERAMIC, METAL-SEALED COFIRED UNSPECIFIED CERAMIC, METAL-SEALED COFIRED
encapsulated code DFP DIP DIE DFP DIE DIP
Encapsulate equivalent code FL14,.3 DIP14,.3 DIE OR CHIP FL14,.3 DIE OR CHIP DIP14,.3
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form FLATPACK IN-LINE UNCASED CHIP FLATPACK UNCASED CHIP IN-LINE
power supply 5/15 V 5/15 V 5/15 V 5/15 V 5/15 V 5/15 V
propagation delay (tpd) 513 ns 513 ns 513 ns 513 ns 513 ns 513 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Schmitt trigger YES YES YES YES YES YES
Filter level MIL-PRF-38535 Class V MIL-PRF-38535 Class V MIL-PRF-38535 Class V MIL-PRF-38535 Class V MIL-PRF-38535 Class V MIL-PRF-38535 Class V
Maximum supply voltage (Vsup) 18 V 18 V 18 V 18 V 18 V 18 V
Minimum supply voltage (Vsup) 3 V 3 V 3 V 3 V 3 V 3 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V
surface mount YES NO YES YES YES NO
technology CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY
Terminal surface GOLD GOLD TIN LEAD GOLD TIN LEAD GOLD
Terminal form FLAT THROUGH-HOLE NO LEAD FLAT NO LEAD THROUGH-HOLE
Terminal location DUAL DUAL UPPER DUAL UPPER DUAL
total dose 100k Rad(Si) V 100k Rad(Si) V 100k Rad(Si) V 100k Rad(Si) V 100k Rad(Si) V 100k Rad(Si) V
MaximumI(ol) 0.00064 A 0.00064 A - 0.00064 A - 0.00064 A
Prop。Delay @ Nom-Sup 513 ns 513 ns 513 ns 513 ns 513 ns -
Terminal pitch 1.27 mm 2.54 mm - 1.27 mm - 2.54 mm
Base Number Matches 1 1 1 1 1 -

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号