EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

CY74FCT573TQCTG4

Description
Latches Octal Transp D-Type Latches
Categorylogic    logic   
File Size687KB,13 Pages
ManufacturerTexas Instruments
Websitehttp://www.ti.com.cn/
Environmental Compliance
Stay tuned Parametric

CY74FCT573TQCTG4 Online Shopping

Suppliers Part Number Price MOQ In stock  
CY74FCT573TQCTG4 - - View Buy Now

CY74FCT573TQCTG4 Overview

Latches Octal Transp D-Type Latches

CY74FCT573TQCTG4 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerTexas Instruments
Parts packaging codeQSOP
package instructionSSOP, SSOP20,.25
Contacts20
Reach Compliance Codeunknown
seriesFCT
JESD-30 codeR-PDSO-G20
JESD-609 codee4
length8.65 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeBUS DRIVER
MaximumI(ol)0.064 A
Humidity sensitivity level2
Number of digits8
Number of functions1
Number of ports2
Number of terminals20
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output characteristics3-STATE
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeSSOP
Encapsulate equivalent codeSSOP20,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE, SHRINK PITCH
method of packingTAPE AND REEL
Peak Reflow Temperature (Celsius)260
power supply5 V
Prop。Delay @ Nom-Sup8 ns
propagation delay (tpd)13 ns
Certification statusNot Qualified
Maximum seat height1.75 mm
Maximum supply voltage (Vsup)5.25 V
Minimum supply voltage (Vsup)4.75 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
Terminal formGULL WING
Terminal pitch0.635 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width3.9 mm
How to read the timing diagram--Detailed explanation of nand flash read operation
This article is not about the physical structure of nand flash and some basic knowledge about nand flash. You need to at least understand the physical structure of nand flash and some operations such ...
灞波儿奔 Microcontroller MCU
FPGA Experiment (VI) SignalTap II parameter setting and waveform generation
[postbg]3.jpg[/postbg][font=黑体][size=4]The logic analyzer SignalTap II is embedded in the FPGA hardware system. Today I will show you a few examples and share how to correctly modify the SignalTap II ...
bqgup Innovation Lab
[Mill MYB-YT507 development board trial experience] Use Python to obtain computer memory and CPU information
Another good way to get system information in Python is to use the third-party module psutil. As the name implies, psutil = process and system utilities, it can not only achieve system monitoring with...
lugl4313820 Domestic Chip Exchange
How to deal with idle pins in CMOS circuits
[align=left][color=rgb(34, 34, 34)][font="]Since CMOS circuits have extremely high input impedance, they are very likely to sense interference voltages and cause logical confusion or even damage. Ther...
tiankai001 Integrated technical exchanges
"Practice together in 2021" + 2020 is my first year of letting go
2020 has passed so fast, and it is already 2021 in a blink of an eye. Looking back on 2020, it should be the most unforgettable year in my life. I read a lot of books in this year, about 30-50 books. ...
tagetage Talking
Ask everyone a question about chip manufacturing
I read some "basic circuits" in a book, and many of them require "good" parameter consistency. I want to ask, since transistors and diodes look similar nowadays, are the parameters similar? Can I use ...
bigbat Analog electronics

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号