EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

CBB-PBC24-7-44-SG-SM

Description
Board Stacking Connector
CategoryThe connector    The connector   
File Size173KB,1 Pages
ManufacturerCentral Semiconductor
Environmental Compliance  
Download Datasheet Parametric View All

CBB-PBC24-7-44-SG-SM Overview

Board Stacking Connector

CBB-PBC24-7-44-SG-SM Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1505410588
Reach Compliance Codeunknown
YTEOL0
Connector typeBOARD STACKING CONNECTOR
Contact to complete cooperationGOLD
Contact completed and terminatedGold (Au)
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
DIN complianceNO
IEC complianceNO
JESD-609 codee4
MIL complianceNO
[RVB2601 Creative Application Development] Short recording, playback and printing of recording data
[i=s]This post was last edited by onoff on 2022-6-4 18:01[/i]Refer to the examples on the official website, the SDK examples, and ch2601_ft_demo.I transplanted ft.c to my own project. The c file and s...
onoff XuanTie RISC-V Activity Zone
When the carrier data reaches the receiving end, how does the receiving end identify this information?
I would like to ask: For the signals composed of multiple identical waveforms as shown in 1, 2, and 3 in the following figure, when the carrier data reaches the receiving end, how does the receiving e...
深圳小花 MCU
Welcome to join our "EDA/IC Design" QQ group!
In order to facilitate communication and discussion, as the moderator of this forum, I have specially established a QQ exchange group. The group number is: 32914962. Welcome everyone to join! Don’t fo...
ys3663391 FPGA/CPLD
Disable AD auto-start JLink
After reinstalling AD, JLink suddenly stopped working. I found that JLink was automatically started when running AD.Just uncheck these two....
LinQian_Sun Embedded System
Optimization of DSP Hardware Implementation (V) - Optimization of Feedback Loop When Input Data Has Gaps
In communication digital signal processing, designs with feedback loops are often encountered. For example, digital clock recovery or adaptive equalization filters. The basis of this type of design is...
fish001 DSP and ARM Processors
Problems with creating sheet symbols for multi-page schematics
When AD designs a multi-page schematic, do I need to add a sheet symbol? design----create sheet symbol from sheet or HDL. I see that some designs have it added, but some designs have not....
平漂流 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号