1N5283 THRU 1N5314
SILICON CURRENT LIMITING DIODE
w w w. c e n t r a l s e m i . c o m
DESCRIPTION:
The CENTRAL SEMICONDUCTOR 1N5283 series
types are silicon field effect current regulator diodes
designed for applications requiring a constant
current over a wide voltage range. These devices
are manufactured in the cost effective DO-35 double
plug case which provides many benefits to the
user, including space savings and improved thermal
characteristics. Special selections of IP (regulator
current) are available for critical applications.
DO-35 CASE
FEATURES:
• High Reliability
• Special Selections Available
• Superior Lot To Lot Consistency
• Surface Mount Devices Available
SYMBOL
POV
PD
TJ, Tstg
UNITS
V
mW
°C
MAXIMUM RATINGS:
(TL=75°C)
Peak Operating Voltage
Power Dissipation
Operating and Storage Junction Temperature
ELECTRICAL CHARACTERISTICS:
(TA=25°C)
Regulator
Current
(Note 1)
Type
MIN
mA
1N5283
1N5284
1N5285
1N5286
1N5287
1N5288
1N5289
1N5290
1N5291
1N5292
1N5293
1N5294
1N5295
1N5296
1N5297
1N5298
0.198
0.216
0.243
0.270
0.297
0.351
0.387
0.423
0.504
0.558
0.612
0.675
0.738
0.819
0.900
0.990
IP @ VT=25V
NOM
mA
0.22
0.24
0.27
0.30
0.33
0.39
0.43
0.47
0.56
0.62
0.68
0.75
0.82
0.91
1.00
1.10
MAX
mA
0.242
0.264
0.297
0.330
0.363
0.429
0.473
0.517
0.616
0.682
0.748
0.825
0.902
1.001
1.10
1.21
100
600
-65 to +200
Minimum
Dynamic
Impedance
ZT @ VT=25V
MΩ
25
19
14
9.0
6.6
4.1
3.3
2.7
1.90
1.55
1.35
1.15
1.00
0.88
0.80
0.70
Minimum
Knee
Impedance
ZK @ VK=6.0V
MΩ
2.75
2.35
1.95
1.60
1.35
1.00
0.87
0.75
0.56
0.47
0.40
0.335
0.29
0.24
0.205
0.18
Maximum
Limiting
Voltage
VL @ IL=0.8 x IP MIN
V
1.0
1.0
1.0
1.0
1.0
1.05
1.05
1.05
1.10
1.13
1.15
1.20
1.25
1.29
1.35
1.40
Notes: (1) Pulsed Method: Pulse Width (ms) = 27.5 divided by IP NOM (mA)
R3 (24-May 2010)
1N5283 THRU 1N5314
SILICON CURRENT LIMITING DIODE
ELECTRICAL CHARACTERISTICS - Continued:
(TA=25°C)
Regulator
Current
(Note 1)
Type
MIN
mA
1N5299
1N5300
1N5301
1N5302
1N5303
1N5304
1N5305
1N5306
1N5307
1N5308
1N5309
1N5310
1N5311
1N5312
1N5313
1N5314
1.08
1.17
1.26
1.35
1.44
1.62
1.80
1.98
2.16
2.43
2.70
2.97
3.24
3.51
3.87
4.23
IP @ VT=25V
NOM
mA
1.20
1.30
1.40
1.50
1.60
1.80
2.00
2.20
2.40
2.70
3.00
3.30
3.60
3.90
4.30
4.70
MAX
mA
1.32
1.43
1.54
1.65
1.76
1.98
2.20
2.42
2.64
2.97
3.30
3.63
3.96
4.29
4.73
5.17
Minimum
Dynamic
Impedance
ZT @ VT=25V
MΩ
0.640
0.580
0.540
0.510
0.475
0.420
0.395
0.370
0.345
0.320
0.300
0.280
0.265
0.255
0.245
0.235
Minimum
Knee
Impedance
ZK @ VK=6.0V
MΩ
0.155
0.135
0.115
0.105
0.092
0.074
0.061
0.052
0.044
0.035
0.029
0.024
0.020
0.017
0.014
0.012
Maximum
Limiting
Voltage
VL @ IL=0.8 x IP MIN
V
1.45
1.50
1.55
1.60
1.65
1.75
1.85
1.95
2.00
2.15
2.25
2.35
2.50
2.60
2.75
2.90
DO-35 CASE - MECHANICAL OUTLINE
R3 (24-May 2010)
w w w. c e n t r a l s e m i . c o m
EE_FPGA Learning Park
京公网安备 11010802033920号
EEWORLD
