EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

K8F1215EBM-SE1D

Description
Flash, 32MX16, 110ns, PBGA64,
Categorystorage    storage   
File Size1MB,68 Pages
ManufacturerSAMSUNG
Websitehttp://www.samsung.com/Products/Semiconductor/
Environmental Compliance
Download Datasheet Parametric View All

K8F1215EBM-SE1D Overview

Flash, 32MX16, 110ns, PBGA64,

K8F1215EBM-SE1D Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid107508583
package instructionFBGA, BGA64,10X14,20
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL0
Maximum access time110 ns
startup blockBOTTOM
command user interfaceYES
Universal Flash InterfaceYES
Data pollingYES
JESD-30 codeR-PBGA-B64
memory density536870912 bit
Memory IC TypeFLASH
memory width16
Number of departments/size4,511
Number of terminals64
word count33554432 words
character code32000000
Maximum operating temperature85 °C
Minimum operating temperature-25 °C
organize32MX16
Package body materialPLASTIC/EPOXY
encapsulated codeFBGA
Encapsulate equivalent codeBGA64,10X14,20
Package shapeRECTANGULAR
Package formGRID ARRAY, FINE PITCH
Parallel/SerialPARALLEL
Certification statusNot Qualified
ready/busyYES
Department size16K,64K
Maximum standby current0.00002 A
Maximum slew rate0.055 mA
Nominal supply voltage (Vsup)1.8 V
surface mountYES
technologyCMOS
Temperature levelOTHER
Terminal formBALL
Terminal pitch0.5 mm
Terminal locationBOTTOM
switch bitYES
typeNOR TYPE
APP reads your mind and it comes up with whatever you think of
After I found out, I kept thinking about my million-dollar dream.APP has not been implementedBig data has a problem...
btty038 RF/Wirelessly
General Concept of Frequency Response
[size=4] Frequency response representation method → Give the frequency characteristics of the common-emitter circuit → Qualitatively analyze its characteristics and the reasons for its formation, and ...
fish001 Analogue and Mixed Signal
(FPGA Experiment 5): Verilog HDL language digital tube clock (hours, minutes, seconds)
[i=s] This post was last edited by bqgup on 2019-4-26 19:51 [/i] [postbg]3.jpg[/postbg][font=黑体][size=5]Digital tube clock written in Verilog HDL language[/size][/font][font=黑体][size=5] [/size][/font]...
bqgup Innovation Lab
Construction of radio transceiver module for positioning alarm system
1. System composition: Each miner carries a radio transmitter module to detect the gas and dust concentration at the workplace in a timely manner and send the detection data to the radio receiver modu...
dwzt RF/Wirelessly
Several Problems on Logarithmic Operation Circuit
Why can't the internal resistance of a diode be ignored when the current is large? According to 1/rbe being approximately equal to Id/Ut, shouldn't the internal resistance be smaller when the current ...
msddw Analog electronics
Bias and decoupling circuit design for single-supply operational amplifiers
Currently, many handheld devices, cars, computers and other devices are powered by a single power supply, but a single power supply is prone to instability, so it is necessary to add auxiliary devices...
fighting Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号