504193-1308 datasheet, PDF - EEWORLD Datasheet

504193-1308: DescriptionBoard Connector, 13 Contact(s), 1 Row(s), Female, 0.049 inch Pitch, Crimp Terminal, Locking, Orange Insulator; CategoryThe connector The connector; File Size234KB，6 Pages; ManufacturerMolex; Websitehttps://www.molex.com/molex/home; Environmental Compliance

Download Datasheet Parametric View All

504193-1308 Overview

Board Connector, 13 Contact(s), 1 Row(s), Female, 0.049 inch Pitch, Crimp Terminal, Locking, Orange Insulator

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	313746277
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	0
body width	0.157 inch
subject depth	0.236 inch
body length	0.719 inch
Connector type	BOARD CONNECTOR
Contact point gender	FEMALE
contact mode	RECTANGULAR
Contact resistance	20 mΩ
Contact style	SQ PIN-SKT
Dielectric withstand voltage	700VAC V
Durability	30 Cycles
Minimum insulation diameter	0.031 inch
Insulation resistance	100000000 Ω
Insulator color	ORANGE
Plug contact pitch	0.049 inch
Installation option 1	LOCKING
Installation type	CABLE
Number of rows loaded	1
Maximum operating temperature	85 °C
Minimum operating temperature	-25 °C
polarization key	POLARIZED HOUSING
Rated current (signal)	1.5 A
Guideline	UL
Termination type	CRIMP
Total number of contacts	13
Maximum wire diameter	26 AWG
Minimum wire diameter	30 AWG

Shortlist | 2020-2021 ON Semiconductor and Avnet IoT Creative Design Competition: [Competition Details] 2020-2021 ON Semiconductor and Avnet IoT Creative Design CompetitionThank you very much for your support of this competition!The finalists were selected by ON Semiconductor, Avne...; EEWORLD社区 onsemi and Avnet IoT Innovation Design Competition

FPGA_100 Days Journey_Key Debounce.pdf: FPGA_100 Days Journey_Key Debounce.pdf...; zxopenljx EE_FPGA Learning Park

CSM Code Security Module FAQ: Naming convention -- CSM: Code Security Module Code Security Module -- ECSL: Emulation Code Security Logic Emulation Code Security LogicFrequently asked questions Q: What happens when the CSM automati...; Jacktang Microcontroller MCU

FPGA implementation of DVI output image selection interception.pdf: FPGA implementation of DVI output image selection interception.pdf...; zxopenljx EE_FPGA Learning Park

ASIC Design-FPGA Prototype Verification: ASIC Design-FPGA Prototype Verification...; 雷北城 FPGA/CPLD

Weekly highlights: 2018.11.12-2018.11.18: [size=4]Another week has passed, time flies by so fast. Let's take a look at the highlights of the past week! [/size] [size=4][color=#ff0000][b]Recommended wonderful posts:[/b][/color][/size] [size=4]...; okhxyyo Talking

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components